CN112768550A - Structure for improving responsivity of back-illuminated photodiode and manufacturing method - Google Patents

Structure for improving responsivity of back-illuminated photodiode and manufacturing method Download PDF

Info

Publication number
CN112768550A
CN112768550A CN202011503171.8A CN202011503171A CN112768550A CN 112768550 A CN112768550 A CN 112768550A CN 202011503171 A CN202011503171 A CN 202011503171A CN 112768550 A CN112768550 A CN 112768550A
Authority
CN
China
Prior art keywords
layer
grating
etching
responsivity
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202011503171.8A
Other languages
Chinese (zh)
Inventor
王立
黄晓峰
崔大健
高新江
莫才平
张承
唐艳
陈伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 44 Research Institute
Original Assignee
CETC 44 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 44 Research Institute filed Critical CETC 44 Research Institute
Priority to CN202011503171.8A priority Critical patent/CN112768550A/en
Publication of CN112768550A publication Critical patent/CN112768550A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/08Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
    • H01L31/10Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by potential barriers, e.g. phototransistors
    • H01L31/101Devices sensitive to infrared, visible or ultraviolet radiation
    • H01L31/102Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier
    • H01L31/105Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier the potential barrier being of the PIN type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0256Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
    • H01L31/0264Inorganic materials
    • H01L31/0304Inorganic materials including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L31/03046Inorganic materials including, apart from doping materials or other impurities, only AIIIBV compounds including ternary or quaternary compounds, e.g. GaAlAs, InGaAs, InGaAsP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/184Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP
    • H01L31/1844Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof the active layers comprising only AIIIBV compounds, e.g. GaAs, InP comprising ternary or quaternary compounds, e.g. Ga Al As, In Ga As P

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Light Receiving Elements (AREA)

Abstract

The invention relates to the field of semiconductor photodiodes, in particular to a structure for improving the responsivity of a back-illuminated photodiode and a manufacturing method thereof, wherein the structure comprises the following steps: the device comprises a substrate, wherein an absorption layer, a gradient layer, a window layer and an ohmic contact layer are grown on the substrate; the structure adopts a mesa chip structure; the active area of the mesa structure is provided with a passive film and a grating reflecting layer formed by P-type metal; leading out an N electrode from the N-type contact layer under the table top, and forming a coplanar electrode with the P electrode; the grating reflection layer is arranged on the P-type metal layer, so that the reflection efficiency of the grating reflection layer on a light source reaches more than 80%, the conductive effect of an ohmic contact area of an original chip is not influenced after the grating reflection layer is added, and the responsivity of the high-speed high-power photodiode is improved.

Description

Structure for improving responsivity of back-illuminated photodiode and manufacturing method
Technical Field
The invention relates to the field of semiconductor photodiodes, in particular to a structure for improving the responsivity of a back-illuminated photodiode and a manufacturing method thereof.
Background
In fiber optic communication systems, photodiodes are used to convert information-carrying optical signals into information-carrying electrical signals. The photodiode can be classified into a front-side illumination type, a back-side illumination type, and a side-illumination type according to the incident light type.
With the continuous improvement (more than or equal to 25Gbps) of the speed requirement of the high-speed optical fiber communication system on the photodiode, the light receiving aperture of the diode is smaller and smaller (the diameter is less than or equal to 20 mu m), and the difficulty of optical fiber coupling is greater and greater. The front-side illumination type and side-side illumination type photodiodes are not suitable for mass production due to the difficulty and reliability of the optical fiber coupling process. The back-illuminated photodiode adopts back incident light, the front electrode can reflect the incident light, and the reflected light is secondarily absorbed in the absorption region, so that the responsivity is improved; the integrated micro-lens increases the light receiving aperture; p, N the coplanar design of electrodes reduces the series resistance and parasitic capacitance, and is widely applied to high-speed optical receivers.
The existing methods for improving the responsivity of the back-illuminated photodiode mainly comprise two methods: the first is to deposit a metal reflective layer on top of the active area, as disclosed in the following documents: chinese patent CN101350378B issued on 1/4/2012 in husbandry et al; 20/11/2013, granted the announcement of chinese patent CN101552303B in husbandry. The second is to deposit a dielectric reflective layer on top of the active area (see fig. 1). For example, the back-illuminated photodiode proposed in "a structure and a manufacturing method for improving responsivity of back-illuminated photodiode" with patent application number CN 201811282182.
However, the two types of back-illuminated photodiodes have the following problems in practical application, and most of photons form transversely-propagated electromagnetic waves on the surface of metal due to the existence of the metal plasmon effect in chinese patent CN101350378B of filed et al, so that the reflection efficiency is reduced, the capability of improving the responsivity is limited, and the actual improvement effect is only about 30%. In the method provided by the structure for improving the responsivity of the back-illuminated photodiode and the manufacturing method, the DBR reflecting layer is actually grown in the P region, although the reflection efficiency is high, the thickness of the DBR reflecting layer is too large, so that the detector is not beneficial to the process manufacturing; according to the method, the DBR reflecting layer needs to occupy the ohmic contact area of the active region, the ohmic contact area is reduced, the series resistance of the diode is increased, and the frequency and the saturation characteristics of the diode are reduced. Particularly, in the design of a high-speed high-power photodiode, the contact resistance is required to be as low as possible, and the influence is more obvious, so that the method is not suitable for manufacturing high-speed high-power chips with the power of 20GHz and more than 15 dB.
Disclosure of Invention
In order to solve the defects of the prior art, the invention provides a structure for improving the responsivity of a back-illuminated photodiode, which comprises a substrate, wherein an absorption layer, a gradual change layer, a window layer and an ohmic contact layer are grown on the substrate; the structure adopts a mesa chip structure; the active area of the mesa structure is provided with a passivation layer and a P-type metal layer, and the P-type metal layer is provided with a grating reflection layer; and an N electrode is led out from the N-type contact layer under the table top and forms a coplanar electrode with the P electrode.
Preferably, the grating reflective layer is composed of one-dimensional gratings and two-dimensional gratings of various structures.
Furthermore, each grating of the grating layer is sequentially arranged in the grating, and a gap is arranged between every two adjacent gratings.
Furthermore, each grating period is 1-5 microns, the duty ratio is 50% -90%, and the grating height is 0.05-1 micron, so that the reflection efficiency of the grating layer reaches more than 80%.
Preferably, the passivation film adopted by the grating reflection layer is a dielectric film such as silicon nitride and silicon dioxide, and the metal layer is CrAu, TiPtAu, TiAu and TiAl.
Preferably, the back surface of the substrate is a polished light inlet surface, the light inlet surface is a micro lens, and an antireflection film is deposited on the surface.
A method of fabricating a structure for improving responsivity of a back-illuminated photodiode, the method comprising:
s1 depositing the epitaxial material by PECVD to a thickness of
Figure BDA0002844094320000021
A silicon nitride SiNx dielectric film, and defining an active region area by a photoetching process;
s2, etching the active area to the substrate by adopting a dry etching or wet etching mode, and isolating the active area; wherein the dry etching can adopt an inductively coupled plasma etching ICP or reactive ion etching RIE mode; the wet etching can adopt acid series, acid-oxygen series and bromine series etching solutions, and the etching or etching depth needs to reach the n + InP substrate;
s3, depositing a SiNx, SiO2 or SiNxOy dielectric film on the passivation layer by adopting plasma enhanced chemical vapor deposition PECVD;
and S4, defining a grating morphology on the photoresist through a photoetching process. The required precision of the photoetching process is higher, and a stepping photoetching machine can be adopted to meet the requirements of high precision and high resolution
S5, transferring the grating pattern on the photoresist to the passivation layer formed in the step S3 through an ICP or RIE plasma etching process;
s6, forming a P-type ohmic contact metal or metal alloy by adopting a stripping process through evaporation or sputtering, wherein the selected metal or metal alloy comprises titanium Ti, platinum Pt, chromium Cr or gold Au;
s7, evaporating to form metal or metal alloy of N-type ohmic contact by adopting an electron beam or thermal evaporation process, wherein the selected metal or metal alloy comprises gold germanium nickel AuGeNi or gold Au;
s8, thinning and polishing the epitaxial wafer to 100-150 μm by adopting a chemical mechanical polishing mode;
s9, depositing on the back of the wafer
Figure BDA0002844094320000031
An anti-reflection antireflection film.
The grating reflection layer is arranged on the P-type metal layer, so that the reflection efficiency of the grating reflection layer on a light source reaches more than 80%, the conductive effect of an ohmic contact area of an original chip is not influenced after the grating reflection layer is added, and the responsivity of the high-speed high-power photodiode is improved.
Drawings
FIG. 1 is a schematic diagram of a conventional backside-illuminated photodiode chip using a metal layer as a reflective layer;
fig. 2 is a schematic structural diagram of a back-illuminated photodiode chip according to the present invention.
Detailed Description
The technical solution in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. It is to be understood that the described embodiments are merely exemplary of the invention, and not restrictive of the full scope of the invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The invention provides a structure for improving responsivity of a back-illuminated photodiode, which comprises a substrate, wherein an absorption layer, a gradient layer, a window layer and an ohmic contact layer are grown on the substrate, as shown in figure 2; the structure adopts a mesa chip structure; the active region of the mesa structure is provided with a passivation layer and a P-type metal layer, and the P-type metal layer is provided with a grating reflection layer; and an N electrode is led out from the N-type contact layer under the table top and forms a coplanar electrode with the P electrode.
The grating reflecting layer is composed of one-dimensional gratings and two-dimensional gratings with various structures; each grating of the grating layer is sequentially arranged in the grating, and a space is arranged between every two adjacent gratings; each grating period is 1-5 microns, the duty ratio is 50% -90%, and the grating height is 0.05-1 micron, so that the reflection efficiency of the grating layer is over 80%. After the grating reflecting layer is added, the conductive effect of the ohmic contact area of the original chip is not influenced.
Preferably, the grating period is 3 microns, the duty cycle is 70%, and the height of the grating is 0.5 microns.
The passive film adopted by the grating reflecting layer is a dielectric film such as silicon nitride and silicon dioxide, and the metal layer is CrAu, TiPtAu, TiAu, TiAl and the like.
The back of the substrate is a polished light-entering surface which is a micro lens, and an anti-reflection coating is deposited on the surface.
A method of fabricating a structure for improving responsivity of a back-illuminated photodiode, the method comprising:
s1 depositing the epitaxial material by PECVD to a thickness of
Figure BDA0002844094320000041
A silicon nitride SiNx dielectric film, and defining an active region area by a photoetching process;
s2, etching the active area to the substrate by adopting a dry etching or wet etching mode, and isolating the active area; wherein the dry etching can adopt an inductively coupled plasma etching ICP or reactive ion etching RIE mode; the wet etching can adopt acid series, acid-oxygen series and bromine series etching solutions, and the etching or etching depth needs to reach the n + InP substrate;
s3, depositing a SiNx, SiO2 or SiNxOy dielectric film on the passivation layer by adopting plasma enhanced chemical vapor deposition PECVD;
and S4, defining a grating morphology on the photoresist through a photoetching process. The required precision of the photoetching process is higher, and a stepping photoetching machine can be adopted to meet the requirements of high precision and high resolution
S5, transferring the grating pattern on the photoresist to the passivation layer formed in the step S3 through an ICP or RIE plasma etching process;
s6, forming a P-type ohmic contact metal or metal alloy by adopting a stripping process through evaporation or sputtering, wherein the selected metal or metal alloy comprises titanium Ti, platinum Pt, chromium Cr or gold Au;
s7, evaporating to form metal or metal alloy of N-type ohmic contact by adopting an electron beam or thermal evaporation process, wherein the selected metal or metal alloy comprises gold germanium nickel AuGeNi or gold Au;
s8, thinning and polishing the epitaxial wafer to 100-150 μm by adopting a chemical mechanical polishing mode;
s9, depositing on the back of the wafer
Figure BDA0002844094320000051
An anti-reflection antireflection film.
In this embodiment, the epitaxial material of the chip structure is grown on n by Metal Organic Chemical Vapor Deposition (MOCVD) or Molecular Beam Epitaxy (MBE)+-on the InP substrate, in order:
1) n-InP buffer layer
n-type InP buffer layer with carrier concentration not less than 1 × 1018cm-3The thickness is 0.1 to 1.0 μm;
2) i-InGaAs absorption layer
Intrinsic or extrinsic doping InGaAs as absorption layer with carrier concentration less than 1 × 1015cm-3The thickness is 0.4 to 1.2 μm;
3) n-InGaAsP graded layer
n-type InGaAsP (InGaAsP) graded layer with doping concentration not more than 1 × 1016cm-3The growth thickness is 0.03-0.1 micron;
4) n-InP cap layer
n-type indium phosphide (InP) cap layer with carrier concentration less than 1 × 1016cm-3The thickness is 0.1 to 1.0 μm; forming a P-type layer in the selected region after diffusion doping;
5) n-InGaAsP contact layer
n-type InGaAsP contact layer with carrier concentration less than 1 × 1016cm-3The thickness is 0.05 to 0.1 μm.
The process flow of the embodiment comprises the following steps:
1) deposition on epitaxial materials by Plasma Enhanced Chemical Vapor Deposition (PECVD)
Figure BDA0002844094320000053
Figure BDA0002844094320000052
A silicon nitride (SiNx) dielectric film, and defining an active region area by a photoetching process;
2) doping the shadow region into a P type by using MOCVD or closed tube diffusion technology; the P-type dopant includes zinc (Zn), cadmium (Cd), beryllium (Be), carbon (C), etc., and the diffusion depth must Be into the InGaAs absorption region.
3) Defining an n-type ohmic contact groove by adopting a dry etching or wet etching mode, wherein the dry etching can adopt an inductively coupled plasma etching (ICP) or Reactive Ion Etching (RIE) mode; the wet etching can adopt acid series, acid-oxygen series and bromine series etching solutions, and the etching or etching depth needs to reach the n + InP substrate.
4) Depositing a SiNx, SiO2 or SiNxOy dielectric film by adopting Plasma Enhanced Chemical Vapor Deposition (PECVD), and defining a grating pattern by photoetching and corrosion processes;
5) metals or metal alloys for P-type ohmic contacts are evaporated or sputtered by a lift-off process, and commonly used metals include titanium (Ti), platinum (Pt), chromium (Cr), gold (Au), and the like. In the embodiment, Ti/Pt/Au is preferably used as the P-type ohmic contact electrode and has the thickness of
Figure BDA0002844094320000061
6) The metal or metal alloy used for the N-type ohmic contact is evaporated by adopting a stripping process, and the common metal is gold germanium nickel (AuGeNi), gold (Au) and the like. AuGeNi/Au is preferably used as the N-type ohmic contact electrode in the embodiment, and the thickness is
Figure BDA0002844094320000062
7) Thinning and polishing the epitaxial wafer to 100-150 mu m by adopting a chemical mechanical polishing mode;
8) depositing on the back of the chip
Figure BDA0002844094320000063
An antireflective coating, preferably SiNx, is deposited by PECVD.
In the description of the present invention, it is to be understood that the terms "top", "bottom", "one end", "upper", "one side", "inner", "front", "rear", "center", and the like, indicate orientations or positional relationships based on those shown in the drawings, and are used only for convenience in describing the present invention and for simplicity in description, and do not indicate or imply that the device or element being referred to must have a particular orientation, be constructed and operated in a particular orientation, and thus, should not be construed as limiting the present invention.
In the present invention, unless otherwise expressly stated or limited, the terms "disposed," "connected," "secured," and the like are to be construed broadly and can, for example, be fixedly connected, detachably connected, or integral; can be mechanically or electrically connected; the terms may be directly connected or indirectly connected through an intermediate, and may be communication between two elements or interaction relationship between two elements, unless otherwise specifically limited, and the specific meaning of the terms in the present invention will be understood by those skilled in the art according to specific situations.
Although embodiments of the present invention have been shown and described, it will be appreciated by those skilled in the art that changes, modifications, substitutions and alterations can be made in these embodiments without departing from the principles and spirit of the invention, the scope of which is defined in the appended claims and their equivalents.

Claims (7)

1. A structure for improving the responsivity of a back-illuminated photodiode comprises a substrate, wherein an absorption layer, a gradient layer, a window layer and an ohmic contact layer are grown on the substrate; the structure adopts a mesa chip structure; the active area of the mesa structure is provided with a passivation layer and a P-type metal layer, and the P-type metal layer is provided with a grating reflection layer; and an N electrode is led out from the N-type contact layer under the table top and forms a coplanar electrode with the P electrode.
2. A structure for improving responsivity of a back-illuminated photodiode according to claim 1, wherein the grating reflection layer is constituted of one-dimensional gratings and two-dimensional gratings of various structures.
3. A structure for improving responsivity of a back-illuminated photodiode according to claim 2, wherein the gratings of the grating layer are arranged in sequence in a grating with a space provided between two adjacent gratings.
4. A structure for improving responsivity of a back-illuminated photodiode according to claim 2, wherein each grating period is 1-5 microns, the duty cycle is 50% -90%, and the grating height is 0.05-1 micron, so that the reflection efficiency of the grating layer is above 80%.
5. The structure of claim 1, wherein the passivation film used for the grating reflective layer is a dielectric film such as silicon nitride and silicon dioxide, and the metal layer is CrAu, TiPtAu, TiAu and TiAl.
6. A structure for improving the responsivity of a back-illuminated photodiode according to claim 1, wherein the back surface of the substrate is a polished light entrance surface, the light entrance surface is a microlens, and an antireflection film is deposited on the surface.
7. A method of fabricating a structure for improving responsivity of a back-illuminated photodiode, the method comprising:
s1 depositing the epitaxial material by PECVD to a thickness of
Figure FDA0002844094310000011
A silicon nitride SiNx dielectric film, and defining an active region area by a photoetching process;
s2, etching the active area to the substrate by adopting a dry etching or wet etching mode, and isolating the active area; wherein the dry etching can adopt an inductively coupled plasma etching ICP or reactive ion etching RIE mode; the wet etching can adopt acid series, acid-oxygen series and bromine series etching solutions, and the etching or etching depth needs to reach the n + InP substrate;
s3, depositing a SiNx, SiO2 or SiNxOy dielectric film on the passivation layer by adopting plasma enhanced chemical vapor deposition PECVD;
s4, defining a grating morphology on the photoresist through a photoetching process; the required precision of the photoetching process is higher, and a stepping photoetching machine can be adopted to meet the requirements of high precision and high resolution;
s5, transferring the grating pattern on the photoresist to the passivation layer formed in the step S3 through an ICP or RIE plasma etching process;
s6, forming a P-type ohmic contact metal or metal alloy by adopting a stripping process through evaporation or sputtering, wherein the selected metal or metal alloy comprises titanium Ti, platinum Pt, chromium Cr or gold Au;
s7, evaporating to form metal or metal alloy of N-type ohmic contact by adopting an electron beam or thermal evaporation process, wherein the selected metal or metal alloy comprises gold germanium nickel AuGeNi or gold Au;
s8, thinning and polishing the epitaxial wafer to 100-150 μm by adopting a chemical mechanical polishing mode;
s9, depositing on the back of the wafer
Figure FDA0002844094310000021
An anti-reflection antireflection film.
CN202011503171.8A 2020-12-18 2020-12-18 Structure for improving responsivity of back-illuminated photodiode and manufacturing method Pending CN112768550A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011503171.8A CN112768550A (en) 2020-12-18 2020-12-18 Structure for improving responsivity of back-illuminated photodiode and manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011503171.8A CN112768550A (en) 2020-12-18 2020-12-18 Structure for improving responsivity of back-illuminated photodiode and manufacturing method

Publications (1)

Publication Number Publication Date
CN112768550A true CN112768550A (en) 2021-05-07

Family

ID=75694377

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011503171.8A Pending CN112768550A (en) 2020-12-18 2020-12-18 Structure for improving responsivity of back-illuminated photodiode and manufacturing method

Country Status (1)

Country Link
CN (1) CN112768550A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114284390A (en) * 2021-12-23 2022-04-05 中国电子科技集团公司第四十四研究所 Vertical incidence ultra-wideband integrated photoelectric detector chip and manufacturing method thereof
WO2024057435A1 (en) * 2022-09-14 2024-03-21 株式会社京都セミコンダクター Backside incident-type semiconductor light receiving element

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150380576A1 (en) * 2010-10-13 2015-12-31 Alta Devices, Inc. Optoelectronic device with dielectric layer and method of manufacture
CN109461778A (en) * 2018-10-31 2019-03-12 中国电子科技集团公司第四十四研究所 A kind of structure and production method improving back-illuminated photodiode responsiveness
CN109980038A (en) * 2017-12-27 2019-07-05 海思光电子有限公司 A kind of preparation method of photodetector and photodetector
US20200287064A1 (en) * 2019-03-07 2020-09-10 Innolight Technology (Suzhou) Ltd. Photodetector with integrated reflective grating structure
CN111933739A (en) * 2020-07-10 2020-11-13 中国电子科技集团公司第十三研究所 Back incidence silicon photoelectric detector based on one-dimensional grating and preparation method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150380576A1 (en) * 2010-10-13 2015-12-31 Alta Devices, Inc. Optoelectronic device with dielectric layer and method of manufacture
CN109980038A (en) * 2017-12-27 2019-07-05 海思光电子有限公司 A kind of preparation method of photodetector and photodetector
CN109461778A (en) * 2018-10-31 2019-03-12 中国电子科技集团公司第四十四研究所 A kind of structure and production method improving back-illuminated photodiode responsiveness
US20200287064A1 (en) * 2019-03-07 2020-09-10 Innolight Technology (Suzhou) Ltd. Photodetector with integrated reflective grating structure
CN111933739A (en) * 2020-07-10 2020-11-13 中国电子科技集团公司第十三研究所 Back incidence silicon photoelectric detector based on one-dimensional grating and preparation method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114284390A (en) * 2021-12-23 2022-04-05 中国电子科技集团公司第四十四研究所 Vertical incidence ultra-wideband integrated photoelectric detector chip and manufacturing method thereof
CN114284390B (en) * 2021-12-23 2024-04-16 中国电子科技集团公司第四十四研究所 Vertical incidence ultra-wideband integrated photoelectric detector chip and manufacturing method thereof
WO2024057435A1 (en) * 2022-09-14 2024-03-21 株式会社京都セミコンダクター Backside incident-type semiconductor light receiving element

Similar Documents

Publication Publication Date Title
US7795064B2 (en) Front-illuminated avalanche photodiode
CN106098836B (en) Communication avalanche photodide and preparation method thereof
US6104047A (en) Avalanche photodiode with thin built-in depletion region
US20140319464A1 (en) Light receiving element and method for manufacturing same
CN109461778A (en) A kind of structure and production method improving back-illuminated photodiode responsiveness
WO2007105593A1 (en) Photodiode, method for manufacturing such photodiode, optical communication device and optical interconnection module
CN105070779A (en) Surface incident silicon-based germanium photoelectric detector with sub-wavelength grating structure, and preparation method thereof
WO2004079784A2 (en) Integrated photodetector and heterojunction bipolar transistors
CN112768550A (en) Structure for improving responsivity of back-illuminated photodiode and manufacturing method
EP0452801B1 (en) Semiconductor device having light receiving element and method of producing the same
CN112993065A (en) Avalanche photodetector based on Bragg grating and transverse waveguide structure
JP4861887B2 (en) Semiconductor light receiving device, light receiving module, and method of manufacturing semiconductor light receiving device
CN109273561A (en) A kind of preparation method of MSM photoelectric detector
US20140206130A1 (en) Avalanche photodiodes and methods of fabricating the same
CN117276376B (en) Thin-layer high-frequency avalanche photodiode and application thereof
KR100464333B1 (en) Photo detector and method for fabricating thereof
EP1204148A2 (en) Planar resonant cavity enhanced photodetector
KR20110068041A (en) Avalanche photodetector integrated micro lens
CN113964238B (en) Preparation method of avalanche photodetector
US20160005892A1 (en) Vertical pillar structure photovoltaic devices and method for making the same
US20220271182A1 (en) Backside illuminated avalanche photodiode and manufacturing method thereof
CN110364590B (en) High-gain bandwidth product photodetector and manufacturing method thereof
JP6660282B2 (en) Light receiving element
Martin et al. InGaAs/InP focal plane arrays for visible light imaging
CN111739952A (en) Optical detector and manufacturing method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20210507

RJ01 Rejection of invention patent application after publication