CN112652276A - Display panel, driving method thereof and display device - Google Patents
Display panel, driving method thereof and display device Download PDFInfo
- Publication number
- CN112652276A CN112652276A CN202011637569.0A CN202011637569A CN112652276A CN 112652276 A CN112652276 A CN 112652276A CN 202011637569 A CN202011637569 A CN 202011637569A CN 112652276 A CN112652276 A CN 112652276A
- Authority
- CN
- China
- Prior art keywords
- value
- reset
- data signal
- pixel
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 12
- 239000004973 liquid crystal related substance Substances 0.000 description 30
- 239000000758 substrate Substances 0.000 description 19
- 238000010586 diagram Methods 0.000 description 11
- 230000000694 effects Effects 0.000 description 6
- 239000010408 film Substances 0.000 description 6
- 230000010287 polarization Effects 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 230000014759 maintenance of location Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000036647 reaction Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The application discloses a display panel, a driving method thereof and a display device; the display panel includes: the pixel driving circuit comprises a plurality of columns of data lines, a plurality of rows of scanning lines, a plurality of pixel active switches, a pixel electrode, a plurality of reset circuits and a common electrode; the plurality of reset circuits are arranged in one-to-one correspondence with the plurality of pixel regions, and the reset circuits are connected with the pixel electrodes; the difference value between the voltage value of the reset data signal and the voltage value of the common voltage signal is a reset data signal offset value; the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value; if the data signal deviation value is an interval from zero to a positive value; the offset value of the reset data signal is any fixed value in a range from zero to a negative value; if the data signal deviation value is in an interval from zero to a negative value; the offset value of the reset data signal is any fixed value in the interval from zero to a positive value; the problem that image sticking is easily caused by positive and negative changes of the voltage on the data line is solved.
Description
Technical Field
The present disclosure relates to the field of display technologies, and in particular, to a display panel, a driving method thereof, and a display device.
Background
The thin film transistor liquid crystal display (TFT-LCD) is increasingly widely used, and people have increasingly high requirements for the performance of the liquid crystal display and at the same time have increasingly strict requirements for the picture quality. The wide viewing angle, high contrast, low power consumption and fast response are the main directions for improving the performance of the display, and the liquid crystal panel generally comprises an array substrate and a color film substrate which are arranged in a box-to-box manner, and liquid crystal molecules are filled between the array substrate and the color film substrate; the array substrate comprises a substrate base plate, and a grid line and a data line which are formed on the substrate base plate, wherein the grid line and the data line are pixel units.
In general, in the liquid crystal display, since the polarities of the voltage signals applied to the two terminals of the liquid crystal capacitor Clc and the storage capacitor Cst must be inverted every predetermined time to prevent the liquid crystal material from being polarized and permanently damaged, it is necessary to perform polarity inversion driving on the pixel unit on the array substrate. The polarity inversion driving needs to change the positive and negative of the voltage on the data line; but the positive and negative changes in the voltage on the data lines tend to cause image sticking problems.
Disclosure of Invention
The application aims to provide a display panel, a driving method thereof and a display device, so as to solve the problem that image sticking is easily caused by positive and negative changes of voltage on a data line.
The application discloses display panel, display panel includes: the pixel driving circuit comprises a plurality of columns of data lines, a plurality of rows of scanning lines, a plurality of pixel active switches, a pixel electrode, a plurality of reset circuits and a common electrode; the data line provides a data signal; the scanning lines provide scanning signals, and the common electrode provides common voltage signals for the display panel; the data lines and the scanning lines are crossed to form the plurality of pixel regions; the pixel active switches and the pixel regions are arranged in a one-to-one correspondence mode, the grid electrodes of the pixel active switches are connected to the scanning lines of the current row, and the source electrodes of the pixel active switches are connected to the data lines of the current column; the pixel region is provided with a corresponding pixel electrode, and the pixel electrode is connected with the drain electrode of the pixel active switch; the reset circuits are arranged in one-to-one correspondence with the pixel regions and connected with the pixel electrodes, and provide a reset data signal for the pixel electrodes;
wherein, the difference value between the voltage value of the reset data signal and the common voltage signal is the offset value of the reset data signal; the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value; if the data signal deviation value is an interval from zero to a positive value; the offset value of the reset data signal is any fixed value in a range from zero to a negative value; if the data signal deviation value is in an interval from zero to a negative value; the offset value of the reset data signal is any fixed value in the interval from zero to a positive value.
Optionally, the reset circuit includes a reset active switch, a source of the reset active switch is connected to the pixel electrode, and a gate of the reset active switch is connected to a reset control signal; the reset control signal controls the reset active switch to be turned on at the time t1 before the scanning signal of the scanning line of the current row is turned on, and to be turned off at the time t2 before the scanning signal of the scanning line of the current row is turned on, the scanning signal of the scanning line of the current row is turned on at the time t3, and t1 is greater than t2 and is less than or equal to t 3; the display panel also comprises a plurality of reset data signal lines which are parallel to the data lines and correspond to the data lines one to one, and the reset data signal lines are connected to the drain electrodes of the reset active switches; and when the reset active switch is opened, providing a reset data signal for the pixel electrode.
Optionally, the reset data signal offset value is equal to the maximum value of the data signal offset values in absolute value.
Optionally, a voltage value Vcom of the common voltage signal is in a range of [0V, 1V ]; the range of the reset data signal offset value is any fixed value of [0V, 7V ], and the range of the data signal offset value is [ -7V, 0V ]; or the range of the reset data signal offset value is any fixed value of [ -7V, 0V ], and the range of the data signal offset value is [0V, 7V ].
Optionally, the voltage value Vcom of the common voltage signal is in a range of [6V, 8V ] or [ -8V, -6V ]; the range of the reset data signal offset value is any fixed value of [0V, 7V ], and the range of the data signal offset value is [ -7V, 0V ]; or the range of the reset data signal offset value is any fixed value of [ -7V, 0V ], and the range of the data signal offset value is [0V, 7V ].
Optionally, a voltage value Vcom of the common voltage signal is 7V, a voltage value range of the data signal is [7V, 14V ], and a voltage value of the reset data signal is 0V.
Optionally, the reset data signal is a common voltage signal, and a drain of the reset active switch is connected to the common electrode.
Optionally, in each pixel region corresponding to a scan line in a current row, a gate of the corresponding reset active switch is connected to the scan line in a previous row; the grid electrode of the pixel active switch is connected to the scanning line of the current row; the reset control signal is a scanning signal of the scanning line in the previous row.
The application also discloses a driving method of the display panel, which comprises the following steps:
providing a common voltage signal to a common electrode of the display panel;
at time t1, the reset control signal corresponding to the pixel in the current row controls the reset active switch to be turned on, so as to provide a reset data signal for the pixel electrode;
at time t2, the reset control signal controls the reset active switch to close;
providing a reset data signal to the pixel electrode; and closing the reset data signal at time t2 before the scan signal of the scan line is turned on;
at time t3, the scanning signal of the scanning line corresponding to the pixel in the current row controls the active switch of the pixel to be turned on, so as to provide a data signal for the pixel electrode;
wherein t1 is more than t2 and less than or equal to t 3; the difference value between the voltage value of the reset data signal and the common voltage signal is a reset data signal offset value; the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value;
if the data signal deviation value is an interval from zero to a positive value; the offset value of the reset data signal is any fixed value in a range from zero to a negative value; if the data signal deviation value is in an interval from zero to a negative value; the offset value of the reset data signal is any fixed value in the interval from zero to a positive value;
the difference value of t2-t1 is equal to the row opening time of the scanning signal of the scanning line of the current row; t3 ═ t 2.
The application also discloses a display device, which comprises the display panel and a backlight module for providing a light source for the display panel.
Compared with the exemplary dot inversion technical scheme, the method includes that a reset circuit is firstly arranged, and a reset data signal is supplied to a pixel electrode before a scanning line of a current row of each frame is started, so that the voltage difference between the pixel electrode and a common electrode is a reset data signal offset value at the current time t 2; at the moment t3, when the scan line is opened, a data signal is input to the pixel electrode, that is, under the condition of normal display, the voltage difference between the pixel electrode and the common electrode is a data signal offset value, and the common electrode and the pixel electrode drive liquid crystal molecules to deflect together; and the polarity of the reset data signal offset value is opposite to that of the data signal offset value, namely after the reset circuit of each frame is started, the reset data signal is assigned to the pixel electrode, so that the polarity of the voltage between the pixel electrode and the common electrode is reversed, the deviation of the corresponding liquid crystal molecules is reversed, and one-time polarity reversal is realized. Compared with the technical scheme of the exemplary dot inversion, the voltage of the data signal is inverted from positive to negative or from negative to positive, the data signal can be constantly positive or constantly negative, and the positive and negative data signals are not required to be input when the scanning lines of different rows are started, so that the power consumption is saved, and the problem of image retention caused by positive and negative changes of the data signal is solved.
Drawings
The accompanying drawings, which are included to provide a further understanding of the embodiments of the application, are incorporated in and constitute a part of this specification, illustrate embodiments of the application and together with the description serve to explain the principles of the application. It is obvious that the drawings in the following description are only some embodiments of the application, and that for a person skilled in the art, other drawings can be derived from them without inventive effort. In the drawings:
fig. 1 is a schematic diagram of a display device according to an embodiment of the present application;
FIG. 2 is a schematic diagram of a display panel according to an embodiment of the present application;
FIG. 3 is a schematic diagram of a display panel according to an embodiment of the present application;
FIG. 4 is a schematic diagram of pixel active switching and reset circuitry within a pixel area according to one embodiment of the present application;
FIG. 5 is a schematic diagram of pixel active switches and reset active switches within a pixel area of another embodiment of the present application;
FIG. 6 is a timing diagram of a reset control signal, a data signal and a scan line according to an embodiment of the present application;
FIG. 7 is a diagram illustrating timing of a reset control signal, a data signal, and a scan line according to another embodiment of the present application;
FIG. 8 is a schematic view of a display panel according to another embodiment of the present application;
FIG. 9 is an enlarged schematic view of a pixel region of FIG. 7 of the present application;
fig. 10 is a schematic view of a display panel according to another embodiment of the present application;
fig. 11 is a schematic diagram of a driving method of a display panel according to an embodiment of the present application.
10, a display panel; 100. an array substrate; 110. a scan driving circuit; 111. scanning a line; 120. a data driving circuit; 121. a data line; 130. a pixel active switch; 140. a pixel region; 150. a pixel electrode; 160. a reset circuit; 161. resetting the active switch; 170. a reset control drive circuit; 171. a reset control signal line; 180. a reset data driving circuit; 181. resetting the data signal line; 182. resetting the data signal; 190. a common line; 200. a color film substrate; 210. a common electrode; 300. and (3) liquid crystals.
Detailed Description
It is to be understood that the terminology, the specific structural and functional details disclosed herein are for the purpose of describing particular embodiments only, and are representative, but that the present application may be embodied in many alternate forms and should not be construed as limited to only the embodiments set forth herein.
In the description of the present application, the terms "first", "second" are used for descriptive purposes only and are not to be construed as indicating relative importance or as implicitly indicating the number of technical features indicated. Thus, unless otherwise specified, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature; "plurality" means two or more. The terms "comprises" and "comprising," and any variations thereof, are intended to cover a non-exclusive inclusion, such that one or more other features, integers, steps, operations, elements, components, and/or combinations thereof may be present or added.
Further, terms of orientation or positional relationship indicated by "center", "lateral", "upper", "lower", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", and the like, are described based on the orientation or relative positional relationship shown in the drawings, are simply for convenience of description of the present application, and do not indicate that the referred device or element must have a specific orientation, be constructed and operated in a specific orientation, and thus, should not be construed as limiting the present application.
Furthermore, unless expressly stated or limited otherwise, the terms "mounted," "connected," and "connected" are to be construed broadly and may include, for example, fixed connections, removable connections, and integral connections; can be mechanically or electrically connected; either directly or indirectly through intervening media, or through both elements. The specific meaning of the above terms in the present application can be understood by those of ordinary skill in the art as appropriate.
Common polarity reversals include: frame inversion, column inversion, row inversion, and dot inversion. If the polarities of the voltages stored in the pixel units of the whole frame are the same before the writing of the next frame is finished in the previous frame, the polarities of the voltages are all positive or all negative), that is, the frame inversion is called; if the polarities of the voltages stored in the pixel units on the same row are the same and the polarities of the voltages stored in the pixel units on the left and right adjacent rows are opposite, the inversion is called row inversion; if the polarities of the voltages stored in the pixel units on the same row are the same and the polarities of the voltages stored in the pixel units on the upper and lower adjacent rows are opposite, the inversion is called row inversion; if the polarity of the voltage stored in each pixel unit is opposite to the polarity of the voltage stored in the pixel units adjacent to the pixel units, it is called dot inversion. In order to improve the quality of the whole display screen, the dot inversion driving method of the pixel unit has become the mainstream display driving method at present. However, whether dot inversion or column inversion is performed, positive and negative changes of the voltage on the data lines are required, and the problem of image sticking is easily caused by the positive and negative changes of the voltage on the data lines.
The present application is described in detail below with reference to the figures and alternative embodiments.
As shown in fig. 1 to 3, as an embodiment of the present application, a display device is disclosed, which includes a display panel 10 and a backlight module providing a light source for the display panel 10. Wherein the display panel 10 includes: the liquid crystal display panel comprises an array substrate 100 and a color film substrate 200, wherein a liquid crystal 300 is arranged between the array substrate 100 and the color film substrate 200, and the array substrate 100 is provided with a plurality of rows of data lines 121, a plurality of rows of scanning lines 111, a plurality of pixel active switches 130, a pixel electrode 150 and a plurality of reset circuits 160; a common electrode 210 is arranged on the color film substrate 200; the common electrode 210 and the pixel electrode 150 drive the liquid crystal 300 molecules to deflect together.
Fig. 4 shows a schematic diagram of the pixel active switch 130 and the reset circuit 160 in one pixel region 140; the data line 121 supplies a data signal; the scan lines 111 provide scan signals, and the common electrode 210 provides common voltage signals for the display panel 10; the data lines 121 and the scan lines 111 intersect to form the plurality of pixel regions 140; the pixel active switches 130 and the pixel regions 140 are arranged in a one-to-one correspondence, a gate of the pixel active switch 130 is connected to the scan line 111 of the current row, and a source of the pixel active switch 130 is connected to the data line 121 of the current column; the pixel electrode 150 is disposed in the pixel region 140 and connected to the drain of the corresponding pixel active switch 130; the plurality of reset circuits 160 are disposed in one-to-one correspondence with the plurality of pixel regions 140, and are connected to the pixel electrodes 150.
Wherein, the difference value between the voltage value of the reset data signal and the common voltage signal is the offset value of the reset data signal; the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value; if the data signal deviation value is an interval from zero to a positive value; the offset value of the reset data signal is any fixed value in a range from zero to a negative value; if the data signal deviation value is in an interval from zero to a negative value; the offset value of the reset data signal is any fixed value in the interval from zero to a positive value; the reset data signal offset value is a fixed value.
Compared with the technical scheme of the exemplary dot inversion, the display panel of the application is provided with the reset circuit which can be independently controlled relative to the active switch of the pixel for displaying in the display panel, the reset circuit 160 is turned on at the time t1 before the scanning signal of the current row scanning line 111 is turned on to provide the reset data signal for the pixel electrode 150, the reset circuit 160 is turned off at the time t2 before the scanning signal of the current row scanning line 111 is turned on, the scanning signal of the current row scanning line 111 is turned on at the time t3, and t1 < t2 ≦ t 3; so that the reset data signal can be provided to the pixel electrode 150 before the scan line 111 of the current row of each frame is turned on, so that the voltage difference between the pixel electrode 150 and the common electrode 210 at the current time t2 is the reset data signal offset value; at the time t3, when the scan line 111 is turned on, a data signal is input to the pixel electrode 150, that is, under the normal display condition, the voltage difference between the pixel electrode 150 and the common electrode 210 is a data signal offset value, and the common electrode 210 and the pixel electrode 150 drive the liquid crystal 300 molecules to deflect together; the polarity of the reset data signal offset value is opposite to that of the data signal offset value, that is, after the reset circuit 160 of each frame is turned on, the reset data signal is assigned to the pixel electrode, so that the polarity of the voltage between the pixel electrode 150 and the common electrode 210 is inverted, and the bias of the corresponding liquid crystal 300 molecule is inverted, thereby implementing one polarity inversion. Compared with the exemplary dot inversion technical scheme, the voltage of the data signal is inverted from positive to negative or from negative to positive, the data signal can be constantly positive or constantly negative, and the positive and negative data signals are not required to be input when the scanning lines 111 on different rows are opened, so that the power consumption is saved, and the problem of image retention caused by positive and negative changes of the data signal is solved.
In light of the above, the manner of providing the reset data signal of the present application is specifically developed as follows:
in one embodiment, the reset data signal is a common voltage signal, and the drain of the reset active switch 161 is connected to the common electrode 210. In each pixel region 140, the drain electrode of the corresponding reset active switch 161 is directly connected to the common line of the array substrate 100, in general, the common line of the array substrate 100 and the common electrode 210 of the color filter substrate 200 are connected together, in this embodiment, therefore, the drain of the reset active switch 161 can be directly connected to the common line, during the on-time of the reset active switch 161, a common voltage signal is provided from the common electrode 210 to the pixel electrode 150, so that the voltage difference between the pixel electrode 150 and the common electrode 210 is zero, i.e., the capacitance between the current pixel electrode 150 and the common line is released, so that the pixel cell discharge is completed, and the liquid crystal 300 molecules are restored to the natural state under the condition of zero voltage difference, after the next frame is charged, the liquid crystal 300 molecules are deflected again, preventing the polarization effect of the liquid crystal 300 molecules under a certain voltage difference for a long time.
Different from the previous embodiment, the present application may further provide a reset data signal line 181 similar to the direction and arrangement of the data lines 121, the display panel 10 further includes a plurality of reset data signal lines 181, the data signal lines are parallel to the data lines 121, and the reset data signal lines 181 are externally connected to a timing controller. A reset data signal is provided by the timing controller, where the reset data signal may be a fixed value or a variable value. The fixed value is that before the next frame is charged, the liquid crystal 300 molecules are deflected to the fixed differential pressure position, and the fixed differential pressure position can cause the situation that the absolute value of the data voltage offset value in the display time period is not equal to the absolute value of the reset data signal offset value in the refresh time period, and the situation that the gray scale in the refresh time period is not equal to the gray scale in the display time period, although the time is extremely short, for some low-brush display panels 10 with low requirements, almost no influence exists, and a better display effect is pursued, and the changed reset data signal can be selected.
In the following embodiments, the reset data signal offset value is a fixed value, and a specific value is selected according to the data signal offset value, and the following is a specific embodiment of the present application:
in an embodiment, the reset data signal offset value is equal to the absolute value of the maximum value of the data signal offset values. The maximum value of the data signal offset value is the maximum voltage difference between the pixel electrode 150 and the common electrode 210, that is, the maximum deflection angle of the molecules of the liquid crystal 300, and after the display period in each frame is completed, the molecules of the liquid crystal 300 are applied with the reverse maximum voltage, so that the molecules of the liquid crystal 300 are deflected to the reverse maximum gray-scale value no matter how many gray-scale values are in the display period, for example, when the current pixel region 140 is 160 gray-scale in the display period, the current pixel region is-255 gray-scale in the reset period, and the reverse deflection is performed, so that the molecules of the liquid crystal 300 can be refreshed in each frame, and polarization is prevented, in this embodiment, each frame is deflected to the maximum value, and the polarization effect is; according to the principle that the scanning lines 111 are opened line by line, the reset data signals are also reset line by line through the reset control signals, therefore, in each frame, the whole frame is refreshed line by line from top to bottom, and the pixel regions 140 in each line are reset and refreshed not at the same time point, so that strong human eye reaction is caused, and the pixel regions 140 in the scheme are refreshed line by line, so that the effect of influencing a display picture is lower. Among them, it should be noted that: the display time interval is the input of the scanning signal of the current frame and is before the input of the reset control signal, and the reset time interval is the input of the reset control signal before the input of the scanning signal of the next frame.
Specifically, when the data signal is in a voltage value range of 0-7V, the voltage value Vcom of the common voltage signal is in a range of [0V, 1V ]; the range of the reset data signal offset value is any fixed value of [0V, 7V ], and the range of the data signal offset value is [ -7V, 0V ]; or the range of the reset data signal offset value is any fixed value of [ -7V, 0V ], and the range of the data signal offset value is [0V, 7V ]. For example, the voltage value of the common voltage signal is 0V, the reset data signal is 7V, and the data signal is-7V-0V, wherein the offset value of the reset data signal is 7, and the maximum value of the offset value of the data signal is 7; in this embodiment, the voltage of the common voltage signal is crossed, and the voltage values of the data signal and the reset data signal are also lower, so that the effect of low power consumption is achieved. Conversely, the voltage value of the common voltage signal is 0V, the reset data signal is-7V, and the data signal is 0V-7V, wherein the offset value of the reset data signal is 7, and the maximum value of the offset value of the data signal is 7; suitable for a display panel 10 with a low refresh rate and low power consumption.
Of course, it is also possible that the reset data signal offset value ranges from any fixed value of [0V, 7V ] so that the absolute values of the reset data signal offset value and the maximum value of the data signal offset value are not equal, for example: the voltage value of the public voltage signal is 0V, the reset data signal is 0V, the data signal is 0V-7V, wherein the offset value of the reset data signal is 0, and the offset value of the data signal is 7; at this time, the offset value of the reset data signal is 0, that is, in the reset period, the molecules of the liquid crystal 300 are restored to the natural state, and the natural state can also avoid the occurrence of polarization; before the next frame is charged, the residual capacity of the previous frame of the pixel electrode 150 is completely released, so that the pixel capacitor is ensured not to have the residual capacity of the previous frame, the next frame is charged more accurately, and the charging capacity of the current frame cannot be influenced by the residual capacity of the previous frame.
In another embodiment, when the data signal takes on a value within a voltage range of 7-14V, such as a high refresh display panel 10, a higher data signal voltage is required; specifically, the voltage value Vcom of the common voltage signal is in a range of [6V, 8V ] or [ -8V, -6V ]; the range of the reset data signal offset value is any fixed value of [0V, 7V ], and the range of the data signal offset value is [ -7V, 0V ]; or the range of the offset value of the reset data signal is any fixed value of [ -7V, 0V ], the range of the offset value of the data signal is [0V, 7V ], wherein the reset data signal can be 0V or 14V. For example, the voltage value Vcom of the common voltage signal is 7V, the voltage value range of the data signal is [7V, 14V ], and the voltage value of the reset data signal is 0V. Power consumption is lower when the voltage value of the reset data signal takes 0V, compared to when the voltage value of the reset data signal takes 14V.
As shown in fig. 5, which illustrates a schematic diagram of the pixel active switch 130 and the reset active switch 161 of the present application, the reset circuit 160 of the present application includes a reset active switch 161, a source of the reset active switch 161 is connected to the pixel electrode 150, the reset data signal is provided to a drain of the reset active switch 161, and a gate of the reset active switch 161 is connected to a reset control signal; the reset control signal controls the reset active switch 161 to be turned on at the time t1 and turned off at the time t 2; the present application provides a reset active switch 161 corresponding to each pixel region 140, and the reset active switch 161 provides a reset data signal to the pixel electrode 150 when turned on. The reset control signal controls the reset active switch 161 to be turned on at the time t1 and turned off at the time t2, and the time t1 and the time t2 of the present application can be selected according to actual situations, and the following are respectively developed:
in one embodiment, the time t1 to the time t2 is a row on time before the current row scanning line 111 is turned on, and t2 is t3, where the row on time is a time when the row scanning line 111 is turned on, i.e., a row on time is advanced, the reset active switch 161 is turned on, and the reset data signal is transmitted to the pixel electrode 150; after the current scan line 111 is turned on, the pixel active switch 130 is turned on to transmit the data signal to the pixel electrode 150; the gate of the corresponding reset active switch 161 is connected to the previous scan line 111, and the previous scan line 111 is earlier than the current scan line 111 by one row on time. That is, the reset active switch 161 in the newly added reset circuit 160 is controlled by the previous scanning line 111, and the basic scanning line 111 architecture in the display panel 10 is directly utilized to implement the function of resetting the data signal without providing a new control circuit; in addition, the reset data signal in this embodiment is provided only during a row turn-on time before the current row scanning line 111 is turned on, that is, during a frame time, after the pixel electrode 150 corresponding to the current row scanning line 111 is charged, before the next frame scanning is turned on, before each row scanning line 111 is scanned line by line, the pixel electrode 150 corresponding to each row scanning line 111 is connected to the reset data signal line by line, and is reset, that is, the polarity of the liquid crystal 300 is reversed; the corresponding timing sequence is shown in fig. 6, where inversion is a reset control signal, and n is the nth row pixel region 140, the nth row pixel active switch 130, or the nth row reset active switch 161; the same row of scanning lines 111 displays on the display panel 10 according to the data signal after the previous frame of scanning is finished, and the display panel 10 reverses the polarity of the liquid crystal 300 according to the reset data signal during the row on time before the next frame of scanning is started.
In another embodiment, the time t1 to the time t2 is a row on time before the current row scanning line 111 is turned on, and the time t2 to the time t3 is also a row on time, that is, before the current row scanning line 111 is turned on, two row on times are advanced, the reset active switch 161 is turned on, and the reset data signal is transmitted to the pixel electrode 150; after the current scan line 111 is turned on, the pixel active switch 130 is turned on to transmit the data signal to the pixel electrode 150; taking the current row scanning line 111 as the nth row scanning line 111, in the n rows of pixel regions 140, the gate of the corresponding reset active switch 161 is connected to the nth-2 row scanning line 111, and the gate of the pixel active switch 130 is connected to the nth row scanning line 111; the reset control signal is a scanning signal of the scanning line 111 of the (n-2) th row. The gate of the corresponding reset active switch 161 is connected to the upper scan line 111, and the upper scan line 111 is two lines of turn-on time earlier than the turn-on time of the current scan line 111; the corresponding timing is shown in fig. 7. Compared with the previous embodiment, in the present embodiment, the on time of the reset active switch 161 corresponding to the reset data signal is advanced by two line on times, so that the current line scan line 111 is turned on after the reset active switch 161 is turned off, thereby preventing signal delay, and before the reset active switch 161 is not turned off, the pixel active switch 130 is already turned on, which causes insufficient charging of the pixel electrode 150, and causes problems such as color difference.
In the above two embodiments, the gate of the reset active switch 161 is connected to the corresponding scan line 111, and besides, this embodiment provides another timing for turning on the reset active switch 161, which is as follows: the reset control signal lines 171 are lines corresponding to the scan lines 111 one by one, and can provide reset control signals similar to the scan signals to the reset active switches 161 to realize the line-by-line opening of the reset active switches 161, so that only the liquid crystal 300 molecules corresponding to one row of the pixel regions 140 are refreshed in each line of the opening time, thereby realizing the line-by-line refreshing.
Specifically, fig. 8 to 9 show schematic diagrams of a scan driving circuit 111 and a reset control driving circuit 170; the display panel 10 includes: a scan driving circuit 111, wherein the scan driving circuit 111 is connected to the scan line 111, and provides a scan signal to the scan line 111; a reset control driving circuit 170, wherein the reset control driving circuit 170 is connected to the reset control signal line 171, and provides a reset control signal for the reset control signal line 171; the scan driving circuit 111 and the reset control driving circuit 170 are disposed at different sides of the display panel 10. Correspondingly, the scan driving circuit 111 outputs the scan signal to the corresponding pixel active switch 130 from the left side, the reset control driving circuit 170 outputs the reset control signal to the corresponding reset active switch 161 from the right side, the scan driving circuit 111 and the reset driving circuit do not interfere with each other, for the small-sized high-refresh liquid crystal 300 display panel 10, when no more wiring space can be loaded on one side of the display panel 10, the scan driving circuit 111 and the reset control driving circuit 170 are arranged on different sides of the display panel 10, and the reset control is realized without affecting the normal scan driving circuit 111 of the display panel 10, and the display effect of high refresh is not affected. The relationship between the turn-on time t1 and t2 of each row of the reset control driving circuit 170 and the turn-on time t3 of each row of the scan driving circuit 111 is not affected by the turn-on time of each row of the scan signal, i.e. the row turn-on time; i.e. t2-t1, the on time of the reset control signal of each row may be equal to half of the row on time, or may be equal to one row on time, and may be specifically selected according to actual situations.
As shown in fig. 10, the scan driving circuit 111 and the reset control driving circuit 170 according to another embodiment of the present application, the display panel 10 includes: two scan driving circuits 111 and two reset control driving circuits 170; the two scanning driving circuits 111 are respectively arranged at two sides of the display panel 10, and the two scanning driving circuits 111 are respectively connected to two ends of the scanning line 111 and provide scanning signals for the scanning line 111; the two reset control driving circuits 170 are respectively disposed at two sides of the display panel 10, and the two reset control driving circuits 170 are respectively connected to two ends of the reset control signal line 171 and simultaneously provide a reset control signal for the reset control signal line 171. For a large-sized display panel 10, the wiring space is large, and the scan driving circuit 111 and the reset control driving circuit 170 can be provided on both sides of the display panel 10, and are suitable for different display panels 10.
The reset control signal lines 171 and the scanning lines 111 of the scanning drive circuit 111 in the above two types of reset control drive circuits 170 may be stacked, or may be provided in the same layer. Specifically, the reset control signal line 171 and the scan line 111 are formed in the same layer, and the reset control signal line 171 and the scan line 111 are disposed at an interval. The reset control signal lines 171 are arranged one by one at intervals of the scanning lines 111, and in this way, the reset control signal lines 171 arranged at intervals on the same layer as the scanning lines 111 can be etched when the metal layer of the scanning lines 111 is etched only by changing the original mask. And the reset active switch 161 and the pixel active switch 130 are also formed in the same layer, and only the mask needs to be changed without increasing the manufacturing process, and the manufacturing process of other structures in the display panel 10 is not affected.
However, the arrangement in the same layer has a certain influence on the aperture ratio, and in order to seek a high aperture ratio, the reset control signal line 171 and the scanning line 111 are stacked, specifically, they may be completely overlapped or partially overlapped, the complete overlapping increases the aperture ratio of the display panel 10 to a certain extent, and the partial overlapping reduces the load between the scanning line 111 and the reset control signal line 171. The selection can be made by those skilled in the art according to the actual situation.
As shown in fig. 11, the present application discloses a driving method of a display panel, including the steps of:
s1: providing a common voltage signal to a common electrode of the display panel;
s2: at time t1, the reset control signal corresponding to the pixel in the current row controls the reset active switch to be turned on, so as to provide a reset data signal for the pixel electrode;
s3: at time t2, the reset control signal controls the reset active switch to close;
s4: providing a reset data signal to the pixel electrode; and closing the reset data signal at time t2 before the scan signal of the scan line is turned on;
s5: at time t3, the scanning signal of the scanning line corresponding to the pixel in the current row controls the active switch of the pixel to be turned on, so as to provide a data signal for the pixel electrode;
wherein t1 is more than t2 and less than or equal to t 3; the difference value between the voltage value of the reset data signal and the common voltage signal is a reset data signal offset value; the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value; if the data signal deviation value is an interval from zero to a positive value; the offset value of the reset data signal is any fixed value in a range from zero to a negative value; if the data signal deviation value is in an interval from zero to a negative value; the offset value of the reset data signal is any fixed value in the interval from zero to a positive value; the reset data signal offset value is a fixed value; the value of t2-t1 is equal to the row opening time of the scanning signal of the current row scanning line; t3 ═ t 2.
Before the scanning line of the current row of each frame is started, a reset data signal is supplied to the pixel electrode, so that the voltage difference between the pixel electrode and the common electrode is a reset data signal offset value at the current time t 2; at the moment t3, when the scan line is opened, a data signal is input to the pixel electrode, that is, under the condition of normal display, the voltage difference between the pixel electrode and the common electrode is a data signal offset value, and the common electrode and the pixel electrode drive liquid crystal molecules to deflect together; and the polarity of the reset data signal offset value is opposite to that of the data signal offset value, namely after the reset circuit of each frame is started, the reset data signal is assigned to the pixel electrode, so that the polarity of the voltage between the pixel electrode and the common electrode is reversed, the deviation of the corresponding liquid crystal molecules is reversed, and one-time polarity reversal is realized. Compared with the technical scheme of the exemplary dot inversion, the voltage of the data signal is inverted from positive to negative or from negative to positive, the data signal can be constantly positive or constantly negative, and the positive and negative data signals are not required to be input when the scanning lines of different rows are started, so that the power consumption is saved, and the problem of image retention caused by positive and negative changes of the data signal is solved.
It should be noted that, the limitations of each step in the present disclosure are not considered to limit the order of the steps without affecting the implementation of the specific embodiments, and the steps written in the foregoing may be executed first, or executed later, or even executed simultaneously, and as long as the present disclosure can be implemented, all the steps should be considered as belonging to the protection scope of the present application.
The technical solution of the present application can be widely applied to various display panels, such as TN (Twisted Nematic) display panel, IPS (In-Plane Switching) display panel, VA (Vertical Alignment) display panel, MVA (Multi-Domain Vertical Alignment) display panel, and of course, other types of display panels, such as OLED (Organic Light-Emitting Diode) display panel, and the above solution can be applied thereto.
The foregoing is a more detailed description of the present application in connection with specific alternative embodiments, and the specific implementations of the present application are not to be considered limited to these descriptions. For those skilled in the art to which the present application pertains, several simple deductions or substitutions may be made without departing from the concept of the present application, and all should be considered as belonging to the protection scope of the present application.
Claims (10)
1. A display panel, comprising:
a plurality of rows of data lines for providing data signals;
the scanning line of the multi-row, provide the scanning signal, the said data link crosses and forms a plurality of pixel areas with the scanning line;
the pixel active switches are arranged in one-to-one correspondence with the pixel regions, the grid electrodes of the pixel active switches are connected to the scanning lines of the current row, and the source electrodes of the pixel active switches are connected to the data lines of the current column;
the pixel area is provided with a corresponding pixel electrode, and the pixel electrode is connected with the drain electrode of the pixel active switch;
the reset circuits are arranged in one-to-one correspondence with the pixel regions, are connected with the pixel electrodes, and provide a reset data signal for the pixel electrodes; and
a common electrode for providing a common voltage signal to the display panel;
wherein, the difference value between the voltage value of the reset data signal and the voltage value of the common voltage signal is a reset data signal offset value;
the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value;
if the data signal deviation value is an interval from zero to a positive value; the offset value of the reset data signal is any fixed value in a range from zero to a negative value;
if the data signal deviation value is in an interval from zero to a negative value; the offset value of the reset data signal is any fixed value in the interval from zero to a positive value.
2. The display panel according to claim 1, wherein the reset circuit comprises a reset active switch, a source of the reset active switch is connected to the pixel electrode, and a gate of the reset active switch is connected to a reset control signal; the reset control signal controls the reset active switch to be turned on at the time t1 before the scanning signal of the scanning line of the current row is turned on, and to be turned off at the time t2 before the scanning signal of the scanning line of the current row is turned on, the scanning signal of the scanning line of the current row is turned on at the time t3, and t1 is greater than t2 and is less than or equal to t 3;
the display panel also comprises a plurality of reset data signal lines which are parallel to the data lines and correspond to the data lines one to one, and the reset data signal lines are connected to the drain electrodes of the reset active switches; and when the reset active switch is opened, providing a reset data signal for the pixel electrode.
3. A display panel as claimed in claim 1 characterized in that the reset data signal offset value is equal to the absolute value of the maximum value of the data signal offset values.
4. The display panel according to claim 1, wherein the voltage value Vcom of the common voltage signal is in a range of [0V, 1V ];
the range of the reset data signal offset value is any value of [0V, 7V ], and the range of the data signal offset value is [ -7V, 0V ]; or the reset data signal offset value ranges from any one of [ -7V, 0V ], and the data signal offset value ranges from [0V, 7V ].
5. A display panel as claimed in claim 1, characterized in that the voltage value Vcom of the common voltage signal is in the range of [6V, 8V ] or [ -8V, -6V ];
the range of the reset data signal offset value is any value of [0V, 7V ], and the range of the data signal offset value is [ -7V, 0V ]; or the reset data signal offset value ranges from any one of [ -7V, 0V ], and the data signal offset value ranges from [0V, 7V ].
6. The display panel according to claim 5, wherein the voltage value Vcom of the common voltage signal is 7V, the voltage value of the data signal is in a range of [7V, 14V ], and the voltage value of the reset data signal is 0V.
7. The display panel according to claim 2, wherein the reset data signal is a common voltage signal, and a drain of the reset active switch is connected to the common electrode.
8. The display panel according to claim 2, wherein in each pixel region corresponding to a scan line of a current row, a gate of the corresponding reset active switch is connected to the scan line of a previous row; the grid electrode of the pixel active switch is connected to the scanning line of the current row; the reset control signal is a scanning signal of the scanning line in the previous row.
9. A method of driving a display panel, comprising the steps of:
providing a common voltage signal to a common electrode of the display panel;
at time t1, the reset control signal corresponding to the pixel in the current row controls the reset active switch to be turned on, so as to provide a reset data signal for the pixel electrode;
at time t2, the reset control signal controls the reset active switch to close;
at time t3, the scanning signal of the scanning line corresponding to the pixel in the current row controls the active switch of the pixel to be turned on, so as to provide a data signal for the pixel electrode;
wherein t1 is more than t2 and less than or equal to t 3; the difference value between the voltage value of the reset data signal and the common voltage signal is a reset data signal offset value; the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value; if the data signal deviation value is an interval from zero to a positive value; the offset value of the reset data signal is any fixed value in a range from zero to a negative value; if the data signal deviation value is in an interval from zero to a negative value; the offset value of the reset data signal is any fixed value in the interval from zero to a positive value;
the difference value of t2-t1 is equal to the row opening time of the scanning signal of the scanning line of the current row; t3 ═ t 2.
10. A display device comprising the display panel according to any one of claims 1 to 8 and a backlight module for providing a light source to the display panel.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011637569.0A CN112652276B (en) | 2020-12-31 | 2020-12-31 | Display panel, driving method thereof and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011637569.0A CN112652276B (en) | 2020-12-31 | 2020-12-31 | Display panel, driving method thereof and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112652276A true CN112652276A (en) | 2021-04-13 |
| CN112652276B CN112652276B (en) | 2022-07-08 |
Family
ID=75366913
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011637569.0A Active CN112652276B (en) | 2020-12-31 | 2020-12-31 | Display panel, driving method thereof and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112652276B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113112957A (en) * | 2021-04-27 | 2021-07-13 | 深圳市华星光电半导体显示技术有限公司 | Display panel driving method and display panel |
| CN114078440A (en) * | 2021-11-24 | 2022-02-22 | 京东方科技集团股份有限公司 | Grid driving circuit, display substrate and display device |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101512628A (en) * | 2006-11-02 | 2009-08-19 | 夏普株式会社 | Active matrix substrate, and display device having the substrate |
| CN104503113A (en) * | 2015-01-08 | 2015-04-08 | 合肥京东方光电科技有限公司 | Liquid crystal display panel and display device |
| CN105096888A (en) * | 2015-08-28 | 2015-11-25 | 京东方科技集团股份有限公司 | Array substrate, and display panel and driving method thereof |
| US20160171948A1 (en) * | 2014-12-10 | 2016-06-16 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Liquid crystal display panel and driving method thereof |
| CN108648702A (en) * | 2018-03-26 | 2018-10-12 | 上海天马微电子有限公司 | Pixel driving circuit, driving method thereof, display panel and display device |
-
2020
- 2020-12-31 CN CN202011637569.0A patent/CN112652276B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101512628A (en) * | 2006-11-02 | 2009-08-19 | 夏普株式会社 | Active matrix substrate, and display device having the substrate |
| US20100026921A1 (en) * | 2006-11-02 | 2010-02-04 | Sharp Kabushiki Kaisha | Active matrix substrate and display device having the same |
| US20160171948A1 (en) * | 2014-12-10 | 2016-06-16 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Liquid crystal display panel and driving method thereof |
| CN104503113A (en) * | 2015-01-08 | 2015-04-08 | 合肥京东方光电科技有限公司 | Liquid crystal display panel and display device |
| CN105096888A (en) * | 2015-08-28 | 2015-11-25 | 京东方科技集团股份有限公司 | Array substrate, and display panel and driving method thereof |
| CN108648702A (en) * | 2018-03-26 | 2018-10-12 | 上海天马微电子有限公司 | Pixel driving circuit, driving method thereof, display panel and display device |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113112957A (en) * | 2021-04-27 | 2021-07-13 | 深圳市华星光电半导体显示技术有限公司 | Display panel driving method and display panel |
| CN114078440A (en) * | 2021-11-24 | 2022-02-22 | 京东方科技集团股份有限公司 | Grid driving circuit, display substrate and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112652276B (en) | 2022-07-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8031287B2 (en) | Display panel and liquid crystal display including the same | |
| US8362995B2 (en) | Liquid crystal display | |
| US9715133B2 (en) | Liquid crystal display and driving method thereof | |
| US5193018A (en) | Active matrix liquid crystal display system using complementary thin film transistors | |
| US20090262056A1 (en) | Liquid crystal display panel with color washout improvement and applications of same | |
| US8339425B2 (en) | Method of driving pixels and display apparatus for performing the method | |
| US8259245B2 (en) | Liquid crystal display and photomask for manufacturing the same | |
| US20100045884A1 (en) | Liquid Crystal Display | |
| CN113409718B (en) | Display panel and display device | |
| US9500898B2 (en) | Liquid crystal display | |
| CN112652276B (en) | Display panel, driving method thereof and display device | |
| US8319918B2 (en) | Multi-domain display using fringe fields | |
| CN112599106B (en) | Display panel, driving method thereof and display device | |
| US5369512A (en) | Active matrix liquid crystal display with variable compensation capacitor | |
| US20050046620A1 (en) | Thin film transistor LCD structure and driving method thereof | |
| US20040080679A1 (en) | Liquid crystal display and fabricating method thereof | |
| CN113156723A (en) | Display panel, driving method thereof and display device | |
| JP3054913B2 (en) | Active matrix liquid crystal display | |
| US11069316B2 (en) | Liquid crystal display, driving circuit and driving method for the liquid crystal display | |
| US20080122775A1 (en) | Display apparatus | |
| JPH05249502A (en) | Antiferroelectric liquid crystal display element | |
| CN114333726A (en) | Display panel and display device | |
| CN112614470A (en) | Display device and driving method thereof | |
| US20120188297A1 (en) | Display device | |
| KR100640996B1 (en) | In-Plane Switching mode Liquid Crystal Display Device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |