CN112614470A - Display device and driving method thereof - Google Patents
Display device and driving method thereof Download PDFInfo
- Publication number
- CN112614470A CN112614470A CN202011634011.7A CN202011634011A CN112614470A CN 112614470 A CN112614470 A CN 112614470A CN 202011634011 A CN202011634011 A CN 202011634011A CN 112614470 A CN112614470 A CN 112614470A
- Authority
- CN
- China
- Prior art keywords
- data signal
- reset
- value
- signal
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
Abstract
The application discloses display device and driving method thereof, the display device includes a display panel, the display panel includes: the pixel driving circuit comprises a plurality of rows of data lines, a plurality of rows of scanning lines, a plurality of pixel driving switches, a pixel electrode, a plurality of reset driving switches and a plurality of reset data signal lines; the reset data signal lines are arranged in one-to-one correspondence with the data lines, are connected to the drain electrode of the reset active switch and provide a reset data signal for the pixel electrode; the difference value between the voltage value of the reset data signal and the common voltage signal is a reset data signal offset value; the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value; if the data signal deviation value is in the interval from zero to positive value; resetting the interval of the data signal deviant from zero to a negative value; if the data signal deviation value is in the interval from zero to a negative value; resetting the interval of the data signal deviant from zero to positive value; the problem that image sticking is easily caused by positive and negative changes of the voltage on the data line is solved.
Description
Technical Field
The present disclosure relates to display technologies, and particularly to a display device and a driving method thereof.
Background
The thin film transistor liquid crystal display (TFT-LCD) is increasingly widely used, and people have increasingly high requirements for the performance of the liquid crystal display and at the same time have increasingly strict requirements for the picture quality. The wide viewing angle, high contrast, low power consumption and fast response are the main directions for improving the performance of the display, and the liquid crystal panel generally comprises an array substrate and a color film substrate which are arranged in a box-to-box manner, and liquid crystal molecules are filled between the array substrate and the color film substrate; the array substrate comprises a substrate base plate, and a grid line and a data line which are formed on the substrate base plate, wherein the grid line and the data line are pixel units.
In general, in the liquid crystal display, since the polarities of the voltage signals applied to the two terminals of the liquid crystal capacitor Clc and the storage capacitor Cst must be inverted every predetermined time to prevent the liquid crystal material from being polarized and permanently damaged, it is necessary to perform polarity inversion driving on the pixel unit on the array substrate. The polarity inversion driving needs to change the positive and negative of the voltage on the data line; but the positive and negative changes in the voltage on the data lines tend to cause image sticking problems.
Disclosure of Invention
The application aims to provide a display device and a driving method thereof, so as to solve the problem that the positive and negative changes of the voltage on a data line easily cause image sticking.
The application discloses display device, display device includes display panel, display panel includes: the pixel driving circuit comprises a plurality of rows of data lines, a plurality of rows of scanning lines, a plurality of pixel driving switches, a pixel electrode, a plurality of reset driving switches and a plurality of reset data signal lines; the multi-row data lines transmit data signals; a plurality of rows of scanning lines transmit scanning signals, and the data lines and the scanning lines are crossed to form a plurality of pixel regions; the pixel active switches and the pixel areas are arranged in a one-to-one correspondence mode, the grid electrodes of the pixel active switches are connected to the scanning lines of the current row, and the source electrodes of the pixel active switches are connected to the data lines of the current column; the pixel region is provided with a corresponding pixel electrode, and the pixel electrode is connected with the drain electrode of the pixel active switch; the plurality of reset active switches and the plurality of pixel regions are arranged in a one-to-one correspondence manner, the source electrodes of the reset active switches are connected with the pixel electrodes, and the grid electrodes of the reset active switches are connected to a reset control signal; a plurality of reset data signal lines are arranged corresponding to the data lines one by one, connected to the drain electrode of the reset active switch and used for providing a reset data signal for the pixel electrode; the common electrode provides a common voltage signal for the display panel; and
wherein, the difference value between the voltage value of the reset data signal and the common voltage signal is the offset value of the reset data signal; the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value; if the data signal deviation value is an interval from zero to a positive value; the reset data signal offset value is an interval from zero to a negative value; if the data signal deviation value is in an interval from zero to a negative value; the reset data signal offset value is in the interval from zero to a positive value.
Optionally, the display device further includes: the source chip is bound on one side of the display panel, is connected with the data line and provides a data signal for the data line; the reset data driving chip is bound at the other side of the display panel, is connected with the reset data signal line and provides a reset data signal for the reset data signal line; the source chip and the reset data driving chip are located on different sides of the display panel.
Optionally, the data line and the reset data signal line corresponding to each column of pixel regions are connected to the same transmission signal line; the reset data signal line is connected with the transmission signal line through a P-type thin film transistor, and the data line is connected with the transmission signal line through an N-type thin film transistor; and the grids of the P-type thin film transistor and the N-type thin film transistor are connected to a time division control line.
Optionally, the display device further includes a data processing chip, the data processing chip provides a source signal source for the source chip, and the data processing chip provides a reset signal source for the reset data driving chip; the data processing chip comprises a data processing circuit and a memory, the memory comprises a preset lookup table, and the data processing circuit receives an externally input source signal source and generates a corresponding reset signal source according to the preset lookup table.
Optionally, the reset data signal line and the data line are formed in the same layer, and the reset data signal line and the data line are arranged at an interval.
Optionally, in each pixel region, a gate of the corresponding reset active switch is connected to the previous row of the scan line; the grid electrode of the pixel active switch is connected to the scanning line of the current row; the reset control signal is a scanning signal of the scanning line in the previous row.
The application also discloses a driving method of the display device, which comprises the following steps:
providing a common voltage signal to a common electrode of the display device;
acquiring a data signal gray-scale value on a data line corresponding to a current row pixel area of a current frame or a previous frame;
obtaining a corresponding reset data signal gray-scale value according to the data signal gray-scale value;
at time t1, the reset active switch is controlled to be turned on by the reset control signal corresponding to the pixels in the current row, and the reset data signal with the reset data signal gray-scale value is sent to the pixel electrode;
at time t2, the reset control signal controls the reset active switch to close;
providing a reset data signal to the pixel electrode; and closing the reset data signal at time t2 before the scan signal of the scan line is turned on;
at time t3, the scanning signal of the scanning line corresponding to the pixel in the current row controls the active switch of the pixel to be turned on, so as to provide a data signal for the pixel electrode;
wherein t1 is more than t2 and less than or equal to t 3; wherein, the difference value between the voltage value of the reset data signal and the common voltage signal is the offset value of the reset data signal;
the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value;
if the data signal deviation value is an interval from zero to a positive value; the reset data signal offset value is an interval from zero to a negative value;
if the data signal deviation value is in an interval from zero to a negative value; the reset data signal offset value is in the interval from zero to a positive value.
Optionally, the step of obtaining a corresponding reset data signal gray scale value according to the data signal gray scale value includes:
obtaining a corresponding reset data signal gray-scale value according to a preset lookup table;
the preset lookup table includes: a data signal gray scale value parameter and a corresponding reset data signal gray scale value.
Optionally, in the preset lookup table:
the difference between the reset data signal and the data signal is equal to the maximum value of the data signal offset value.
Optionally, in the preset lookup table:
the reset data signal has a polarity opposite to that of the voltage of the data signal, and when the voltage of the data signal is zero, the voltage of the reset data signal is zero.
Compared with the technical scheme of the exemplary dot inversion, the display panel of the application is provided with the reset circuit which can be independently controlled relative to the active switch of the pixel for displaying in the display panel, so that the reset data signal can be provided to the pixel electrode before the scanning line of the current row of each frame is started, and the voltage difference between the pixel electrode and the common electrode is the offset value of the reset data signal at the current time t 2; at the moment t3, when the scan line is opened, a data signal is input to the pixel electrode, that is, under the condition of normal display, the voltage difference between the pixel electrode and the common electrode is a data signal offset value, and the common electrode and the pixel electrode drive liquid crystal molecules to deflect together; and the polarity of the reset data signal offset value is opposite to that of the data signal offset value, namely after the reset circuit of each frame is started, the reset data signal is assigned to the pixel electrode, so that the polarity of the voltage between the pixel electrode and the common electrode is reversed, the deviation of the corresponding liquid crystal molecules is reversed, and one-time polarity reversal is realized. Compared with the technical scheme of the exemplary dot inversion, the voltage of the data signal is inverted from positive to negative or from negative to positive, the data signal can be constantly positive or constantly negative, and the positive and negative data signals are not required to be input when the scanning lines of different rows are started, so that the power consumption is saved, and the problem of image retention caused by positive and negative changes of the data signal is solved.
Drawings
The accompanying drawings, which are included to provide a further understanding of the embodiments of the application, are incorporated in and constitute a part of this specification, illustrate embodiments of the application and together with the description serve to explain the principles of the application. It is obvious that the drawings in the following description are only some embodiments of the application, and that for a person skilled in the art, other drawings can be derived from them without inventive effort. In the drawings:
fig. 1 is a schematic diagram of a display device according to an embodiment of the present application;
fig. 2 is a schematic diagram of a display panel according to an embodiment of the present application;
fig. 3 is a schematic diagram of a display panel according to an embodiment of the present application;
FIG. 4 is a schematic diagram of an active switching and reset circuit for a pixel in a pixel area according to an embodiment of the present application;
fig. 5 is a schematic diagram of a source chip and a reset data driving chip according to an embodiment of the present application;
fig. 6 is a schematic diagram of a reset data signal line, a data signal line, and a transmission signal line according to an embodiment of the present application;
FIG. 7 is a timing diagram of a reset control signal, a data signal and a scan signal according to an embodiment of the present application;
FIG. 8 is a timing diagram of a reset control signal, a data signal and a scan signal according to another embodiment of the present application
Fig. 9 is a schematic diagram of a display panel according to another embodiment of the present application;
FIG. 10 is an enlarged schematic view of a pixel region of FIG. 9 of the present application;
fig. 11 is a schematic view of a display panel according to another embodiment of the present application;
fig. 12 is a schematic step diagram of a driving method of a display panel according to an embodiment of the present application.
Wherein, 1, a display device; 10. a display panel; 20. a data processing chip; 21. a data processing circuit; 22. a memory; 100. an array substrate; 110. a scan driving circuit; 111. scanning a line; 120. a source chip; 121. a data line; 130. a pixel active switch; 140. a pixel region; 150. a pixel electrode; 160. a reset circuit; 161. resetting the active switch; 170. a reset control drive circuit; 171. a reset control signal line; 180. resetting the data driving chip; 181. resetting the data signal line; 182. resetting the data signal; 190. a common line; 200. a color film substrate; 210. a common electrode; 300. a liquid crystal; 411. a transmission signal line; 412. a P-type thin film transistor; 413. an N-type thin film transistor; 414. and time division control lines.
Detailed Description
It is to be understood that the terminology, the specific structural and functional details disclosed herein are for the purpose of describing particular embodiments only, and are representative, but that the present application may be embodied in many alternate forms and should not be construed as limited to only the embodiments set forth herein.
In the description of the present application, the terms "first", "second" are used for descriptive purposes only and are not to be construed as indicating relative importance or as implicitly indicating the number of technical features indicated. Thus, unless otherwise specified, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature; "plurality" means two or more. The terms "comprises" and "comprising," and any variations thereof, are intended to cover a non-exclusive inclusion, such that one or more other features, integers, steps, operations, elements, components, and/or combinations thereof may be present or added.
Further, terms of orientation or positional relationship indicated by "center", "lateral", "upper", "lower", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", and the like, are described based on the orientation or relative positional relationship shown in the drawings, are simply for convenience of description of the present application, and do not indicate that the referred device or element must have a specific orientation, be constructed and operated in a specific orientation, and thus, should not be construed as limiting the present application.
Furthermore, unless expressly stated or limited otherwise, the terms "mounted," "connected," and "connected" are to be construed broadly and may include, for example, fixed connections, removable connections, and integral connections; can be mechanically or electrically connected; either directly or indirectly through intervening media, or through both elements. The specific meaning of the above terms in the present application can be understood by those of ordinary skill in the art as appropriate.
Common polarity reversals include: frame inversion, column inversion, row inversion, and dot inversion. If the polarities of the voltages stored in the pixel units of the whole frame are the same before the writing of the next frame is finished in the previous frame, the polarities of the voltages are all positive or all negative), that is, the frame inversion is called; if the polarities of the voltages stored in the pixel units on the same row are the same and the polarities of the voltages stored in the pixel units on the left and right adjacent rows are opposite, the inversion is called row inversion; if the polarities of the voltages stored in the pixel units on the same row are the same and the polarities of the voltages stored in the pixel units on the upper and lower adjacent rows are opposite, the inversion is called row inversion; if the polarity of the voltage stored in each pixel unit is opposite to the polarity of the voltage stored in the pixel units adjacent to the pixel units, it is called dot inversion. In order to improve the quality of the whole display screen, the dot inversion driving method of the pixel unit has become the mainstream display driving method at present. However, whether dot inversion or column inversion is performed, positive and negative changes of the voltage on the data lines are required, and the problem of image sticking is easily caused by the positive and negative changes of the voltage on the data lines.
The present application is described in detail below with reference to the figures and alternative embodiments.
As shown in fig. 1 to 3, as an embodiment of the present application, a display device is disclosed, which includes a display panel 10 and a backlight module providing a light source for the display panel 10. Wherein the display panel 10 includes: the liquid crystal display panel comprises an array substrate 100 and a color film substrate 200, wherein a liquid crystal 300 is arranged between the array substrate 100 and the color film substrate 200, and the array substrate 100 is provided with a plurality of rows of data lines 121, a plurality of rows of scanning lines 111, a plurality of pixel active switches 130, a pixel electrode 150, a plurality of reset active switches 161 and a plurality of reset data signal lines 181; a common electrode 210 is arranged on the color film substrate 200; the common electrode 210 and the pixel electrode 150 drive the liquid crystal 300 molecules to deflect together.
Fig. 4 shows a schematic diagram of the pixel active switch 130 and the reset active switch 161 in one pixel region 140; the data line 121 supplies a data signal; the scan lines 111 provide scan signals, and the common electrode 210 provides common voltage signals for the display panel 10; the data lines 121 and the scan lines 111 intersect to form the plurality of pixel regions 140; the pixel active switches 130 and the pixel regions 140 are arranged in a one-to-one correspondence, a gate of the pixel active switch 130 is connected to the scan line 111 of the current row, and a source of the pixel active switch 130 is connected to the data line 121 of the current column; the pixel electrode 150 is disposed in the pixel region 140 and connected to the drain of the corresponding pixel active switch 130;
a plurality of reset active switches 161 are disposed in one-to-one correspondence with the plurality of pixel regions 140, a source of the reset active switch 161 is connected to the pixel electrode 150, and a gate of the reset active switch 161 is connected to a reset control signal; the plurality of reset data signal lines 181 are parallel to the data lines 121 and are arranged in one-to-one correspondence with the data lines 121, and the plurality of reset data signal lines 181 are respectively connected to the drain electrodes of the reset active switches 161;
the common electrode 210 provides a common voltage signal to the display panel 10; wherein, the difference value between the voltage value of the reset data signal and the common voltage signal is the offset value of the reset data signal; the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value; if the data signal deviation value is an interval from zero to a positive value; the reset data signal offset value is an interval from zero to a negative value; if the data signal deviation value is in an interval from zero to a negative value; the reset data signal offset value is in the interval from zero to a positive value.
Compared with the exemplary dot inversion technical solution, the display panel of the present application is provided with a reset active switch which can be controlled independently with respect to the active switches of the pixels for displaying in the display panel, at time t1 before the scan signal of the current row scan line 111 is turned on, the reset control signal of the reset control signal line 171 arranged corresponding to the current row scan line 111 controls the reset active switch 161 to be turned on, so as to provide the reset data signal for the pixel electrode 150, at time t2 before the scan signal of the current row scan line 111 is turned on, the reset control signal controls the reset active switch 161 to be turned off, the scan signal of the current row scan line 111 is turned on at time t3, and t1 < t2 ≦ t 3; so that the reset data signal can be provided to the pixel electrode 150 before the scan line 111 of the current row of each frame is turned on, so that the voltage difference between the pixel electrode 150 and the common electrode 210 at the current time t2 is the reset data signal offset value; at the time t3, when the scan line 111 is turned on, a data signal is input to the pixel electrode 150, that is, under the normal display condition, the voltage difference between the pixel electrode 150 and the common electrode 210 is a data signal offset value, and the common electrode 210 and the pixel electrode 150 drive the liquid crystal 300 molecules to deflect together; the polarity of the reset data signal offset value is opposite to that of the data signal offset value, that is, after the reset circuit 160 of each frame is turned on, the reset data signal is assigned to the pixel electrode, so that the polarity of the voltage between the pixel electrode 150 and the common electrode 210 is inverted, and the bias of the corresponding liquid crystal 300 molecule is inverted, thereby implementing one polarity inversion. Compared with the exemplary dot inversion technical scheme, the voltage of the data signal is inverted from positive to negative or from negative to positive, the data signal can be constantly positive or constantly negative, and the positive and negative data signals are not required to be input when the scanning lines 111 on different rows are opened, so that the power consumption is saved, and the problem of image retention caused by positive and negative changes of the data signal is solved.
Also, since the reset data signal lines 181 in the present application are provided by a plurality of reset data signal lines 181, the reset data signals 182 corresponding to the pixel regions 140 of each row and each column may be different, and the offset value of the reset data signals is a variable value. The reset data signal lines which are similar to the data line arrangement and are independently controlled are arranged on each row, and due to the circuit architecture, different reset data signals can be provided for pixel electrodes of different pixel regions, so that corresponding reset data signals are different when gray scales of two rows of pixels are different. Specifically, the liquid crystal display panel can be designed according to the deflection angle of the liquid crystal when displaying the picture, so that the display panel can not have the change of color difference in the reset data signal input stage. How the reset data signal 182 of the plurality of reset data signal lines 181 is implemented, there are several specific embodiments as follows:
fig. 5 is a schematic diagram illustrating a source chip 120 and a reset data driving chip 180 according to an embodiment of the present disclosure, wherein the source chip 120 is bonded to one side of the display panel, and is connected to the data lines 121 to provide data signals for the data lines 121; a reset data driving chip 180 is bound to the other side of the display panel 10, connected to the reset data signal line 181, and provides a reset data signal 182 to the reset data signal line 181; the source chip 120 and the reset data driving chip 180 are located on different sides of the display panel 10. By providing a reset data driving chip 180 similar to the source chip 120, the reset data driving chip 180 provides a reset data signal 182 to the reset data signal line 181, and when the reset control signal turns on the corresponding reset active switch 161, the reset data signal 182 is provided to the pixel electrode 150, thereby driving the voltage between the pixel electrode 150 and the common electrode 210 to be inverted, thereby deflecting the molecules of the liquid crystal 300 at the corresponding position.
Specifically, in one pixel region 140, the pixel active switch 161 is turned on corresponding to the input data signal, and before the next frame data signal is input, the reset active switch 161 is turned on to provide a reset data signal 182, wherein the reset data signal 182 is obtained from the gray scale value of the data signal of the previous frame. The specific implementation mode is as follows: the display device 1 further comprises a data processing chip 20, wherein the data processing chip 20 provides a source signal source for the source chip 120, and the data processing chip 20 provides a reset signal source for the reset data driving chip 180; the data processing chip 20 includes a data processing circuit 21 and a memory 22, the memory 22 includes a preset lookup table, and the data processing circuit receives an externally input source signal source and generates a corresponding reset signal source according to the preset lookup table. The contents of the preset lookup table are shown in the following table one:
table one: preset look-up table
The gray scale of the data signal in the table is completely opposite to that of the reset data signal 182, i.e., during the display period (the pixel active switch is turned on, the data signal is inputted to the pixel electrode, the period before the reset active switch is turned on) in each frame, the display is performed by the gray scale of the data signal, in the reset period (reset active switch is turned on, reset data signal 182 is input until the next frame scan signal is turned on), display is performed by the gray scale of reset data signal 182, since the gray scale of data signal is completely opposite to the gray scale of reset data signal 182, but the absolute values are equal, namely, the polarity inversion between the pixel electrode and the common electrode is realized, the liquid crystal molecules are inverted, but the absolute value of the gray scale is not changed, namely, the displayed picture is completely unchanged, the color difference is not changed, and the method is suitable for the display panel with higher requirements on the display color.
Specifically, the reset data signal 182 line and the data line are formed in the same layer, and the reset data signal 182 line and the data line are disposed at an interval. The reset data signal 182 lines are arranged at intervals of one data line, so that the reset data signal 182 lines which are arranged at intervals and are at the same layer as the data lines can be etched when the metal layer of the data lines is etched only by changing the original mask. And the reset active switch and the pixel active switch are also the same layer process, and only the mask needs to be changed without increasing the process, and the process of other structures in the display panel is not influenced. However, the arrangement in the same layer has a certain influence on the aperture ratio, and in order to pursue a high aperture ratio, the reset data signal 182 line and the data line are arranged in a stack, specifically, they may be completely overlapped or partially overlapped, the complete overlap increases the aperture ratio of the display panel to a certain extent, and the partial overlap reduces the load between the data line and the reset data signal 182 line. The selection can be made by those skilled in the art according to the actual situation.
In another embodiment, by binding the reset data signal line and the data line to the source chip, as shown in fig. 6, the reset data signal line and the data line of each column of pixel regions are connected to the same transmission signal line, the reset data signal line and the transmission signal line are connected through a P-type thin film transistor, the data line and the transmission signal line are connected through an N-type thin film transistor, the gates of the P-type thin film transistor and the N-type thin film transistor are connected to a time division control line, the time division control line is connected to the timing control chip and is controlled by the timing controller, during the display period, the level on the time division control line is high, the N-type thin film transistor is turned on, and the signal output on the transmission signal line is sent to the data line; in the reset stage, when the level on the time division control line is low level, the P-type thin film transistor is conducted, and the signal output from the transmission signal line is sent to the reset data signal line.
Of course, the reset data signal line and the data line in this embodiment may also be configured similarly to the previous embodiment, and the input mode of the reset data signal is through a preset lookup table, which is not described herein again. It should be noted that the data chip and the reset data driving chip of the present application may be bonded to the display panel by a flip chip, or may be of a printed circuit board type, which is not limited herein.
In summary, the manner of providing the reset control signal of the present application is developed by the following embodiments:
in one embodiment, the time t1 to the time t2 is a row on time before the current row scanning line 111 is turned on, and t2 is t3, where the row on time is a time when the row scanning line 111 is turned on, i.e., a row on time is advanced, the reset active switch 161 is turned on, and the reset data signal is transmitted to the pixel electrode 150; after the current scan line 111 is turned on, the pixel active switch 130 is turned on to transmit the data signal to the pixel electrode 150; the gate of the corresponding reset active switch 161 is connected to the previous scan line 111, and the previous scan line 111 is earlier than the current scan line 111 by one row on time. That is, the reset active switch 161 in the newly added reset circuit 160 is controlled by the previous scanning line 111, and the basic scanning line 111 architecture in the display panel 10 is directly utilized to implement the function of resetting the data signal without providing a new control circuit; in addition, the reset data signal in this embodiment is provided only during a row turn-on time before the current row scanning line 111 is turned on, that is, during a frame time, after the pixel electrode 150 corresponding to the current row scanning line 111 is charged, before the next frame scanning is turned on, before each row scanning line 111 is scanned line by line, the pixel electrode 150 corresponding to each row scanning line 111 is connected to the reset data signal line by line, and is reset, that is, the polarity of the liquid crystal 300 is reversed; the corresponding timing sequence is shown in fig. 7, where inversion is a reset control signal, and n is the nth row pixel region 140, the nth row pixel active switch 130, or the nth row reset active switch 161; the same row of scanning lines 111 displays on the display panel 10 according to the data signal after the previous frame of scanning is finished, and the display panel 10 reverses the polarity of the liquid crystal 300 according to the reset data signal during the row on time before the next frame of scanning is started.
In another embodiment, the time t1 to the time t2 is a row on time before the current row scanning line 111 is turned on, and the time t2 to the time t3 is also a row on time, that is, before the current row scanning line 111 is turned on, two row on times are advanced, the reset active switch 161 is turned on, and the reset data signal is transmitted to the pixel electrode 150; after the current scan line 111 is turned on, the pixel active switch 130 is turned on to transmit the data signal to the pixel electrode 150; taking the current row scanning line 111 as the nth row scanning line 111, in the n rows of pixel regions 140, the gate of the corresponding reset active switch 161 is connected to the nth-2 row scanning line 111, and the gate of the pixel active switch 130 is connected to the nth row scanning line 111; the reset control signal is a scanning signal of the scanning line 111 of the (n-2) th row. The gate of the corresponding reset active switch 161 is connected to the upper scan line 111, and the upper scan line 111 is two lines of turn-on time earlier than the turn-on time of the current scan line 111; the corresponding timing is shown in fig. 8. Compared with the previous embodiment, in the present embodiment, the on time of the reset active switch 161 corresponding to the reset data signal is advanced by two line on times, so that the current line scan line 111 is turned on after the reset active switch 161 is turned off, thereby preventing signal delay, and before the reset active switch 161 is not turned off, the pixel active switch 130 is already turned on, which causes insufficient charging of the pixel electrode 150, and causes problems such as color difference.
In the above two embodiments, the gate of the reset active switch 161 is connected to the corresponding scan line 111, and besides, this embodiment provides another timing for turning on the reset active switch 161, which is as follows: the reset control signal lines 171 are lines corresponding to the scan lines 111 one by one, and can provide reset control signals similar to the scan signals to the reset active switches 161 to realize the line-by-line opening of the reset active switches 161, so that only the liquid crystal 300 molecules corresponding to one row of the pixel regions 140 are refreshed in each line of the opening time, thereby realizing the line-by-line refreshing.
Specifically, fig. 9 to 10 show schematic diagrams of a scan driving circuit 111 and a reset control driving circuit 170; the display panel 10 includes: a scan driving circuit 111, wherein the scan driving circuit 111 is connected to the scan line 111, and provides a scan signal to the scan line 111; a reset control driving circuit 170, wherein the reset control driving circuit 170 is connected to the reset control signal line 171, and provides a reset control signal for the reset control signal line 171; the scan driving circuit 111 and the reset control driving circuit 170 are disposed at different sides of the display panel 10. Correspondingly, the scan driving circuit 111 outputs the scan signal to the corresponding pixel active switch 130 from the left side, the reset control driving circuit 170 outputs the reset control signal to the corresponding reset active switch 161 from the right side, the scan driving circuit 111 and the reset driving circuit do not interfere with each other, for the small-sized high-refresh liquid crystal 300 display panel 10, when no more wiring space can be loaded on one side of the display panel 10, the scan driving circuit 111 and the reset control driving circuit 170 are arranged on different sides of the display panel 10, and the reset control is realized without affecting the normal scan driving circuit 111 of the display panel 10, and the display effect of high refresh is not affected. The relationship between the turn-on time t1 and t2 of each row of the reset control driving circuit 170 and the turn-on time t3 of each row of the scan driving circuit 111 is not affected by the turn-on time of each row of the scan signal, i.e. the row turn-on time; i.e. t2-t1, the on time of the reset control signal of each row may be equal to half of the row on time, or may be equal to one row on time, and may be specifically selected according to actual situations.
As shown in fig. 11, the scan driving circuit 111 and the reset control driving circuit 170 according to another embodiment of the present application, the display panel 10 includes: two scan driving circuits 111 and two reset control driving circuits 170; the two scanning driving circuits 111 are respectively arranged at two sides of the display panel 10, and the two scanning driving circuits 111 are respectively connected to two ends of the scanning line 111 and provide scanning signals for the scanning line 111; the two reset control driving circuits 170 are respectively disposed at two sides of the display panel 10, and the two reset control driving circuits 170 are respectively connected to two ends of the reset control signal line 171 and simultaneously provide a reset control signal for the reset control signal line 171. For a large-sized display panel 10, the wiring space is large, and the scan driving circuit 111 and the reset control driving circuit 170 can be provided on both sides of the display panel 10, and are suitable for different display panels 10.
The reset control signal lines 171 and the scanning lines 111 of the scanning drive circuit 111 in the above two types of reset control drive circuits 170 may be stacked, or may be provided in the same layer. Specifically, the reset control signal line 171 and the scan line 111 are formed in the same layer, and the reset control signal line 171 and the scan line 111 are disposed at an interval. The reset control signal lines 171 are arranged one by one at intervals of the scanning lines 111, and in this way, the reset control signal lines 171 arranged at intervals on the same layer as the scanning lines 111 can be etched when the metal layer of the scanning lines 111 is etched only by changing the original mask. And the reset active switch 161 and the pixel active switch 130 are also formed in the same layer, and only the mask needs to be changed without increasing the manufacturing process, and the manufacturing process of other structures in the display panel 10 is not affected.
As shown in fig. 12, a schematic step diagram of a driving method of a display device is shown, and as another embodiment of the present application, the driving method includes the steps of:
s10: providing a common voltage signal to a common electrode of the display device;
s20: acquiring a data signal gray-scale value on a data line corresponding to a current row pixel area of a current frame or a previous frame;
s30: obtaining a corresponding reset data signal gray-scale value according to the data signal gray-scale value;
s40: at time t1, the reset active switch is controlled to be turned on by the reset control signal corresponding to the pixels in the current row, and the reset data signal with the reset data signal gray-scale value is sent to the pixel electrode;
s50: at time t2, the reset control signal controls the reset active switch to close;
s60: providing a reset data signal to the pixel electrode; and closing the reset data signal at time t2 before the scan signal of the scan line is turned on;
s70: at time t3, the scanning signal of the scanning line corresponding to the pixel in the current row controls the active switch of the pixel to be turned on, so as to provide a data signal for the pixel electrode;
wherein t1 is more than t2 and less than or equal to t 3; wherein, the difference value between the voltage value of the reset data signal and the common voltage signal is the offset value of the reset data signal; the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value; if the data signal deviation value is an interval from zero to a positive value; the reset data signal offset value is an interval from zero to a negative value; if the data signal deviation value is in an interval from zero to a negative value; the reset data signal offset value is in the interval from zero to a positive value.
It should be noted that, the time t1-t3 of the present application belongs to a frame time, the time t3 is the beginning of a frame, the arrival of the next time t3 is the end of the current frame, and is also the beginning of the next frame, so the timing of the reset period of the present application is within the time t1-t3, which is the last time in each frame, and when the time t3 of the next frame arrives, the data signal may change, and therefore the pixel electrode needs to be re-assigned. According to the scheme, the data signal of the previous frame or the current frame is acquired, so that the absolute value of the gray scale of the reset data signal is equal to the absolute value of the data signal of the previous frame or the next frame in the reset period, and the picture is excessively uniform in the reset period.
Of course, in another embodiment, in S20, the gray-scale values of the data signals on the data lines corresponding to the pixel areas in the current row of the current frame and the previous frame may also be obtained simultaneously;
at S30, by calculating an average of the gray-scale value of the data signal of the previous frame and the gray-scale value of the data signal of the current frame;
and obtaining a corresponding reset data signal gray-scale value through a preset lookup table according to the average value.
In the scheme, the reset time interval is an excessive time interval, and the average value of the gray-scale value of the data signal of the previous frame and the gray-scale value of the data signal of the current frame is selected as the gray-scale value of the reset data signal of the reset time interval to be output to the pixel electrode, so that not only is the liquid crystal in the reset time interval inverted, but also the gray-scale value in the excessive time interval is closer to the average value of the gray-scale values of the data signals of the previous frame and the current frame, and an excessive picture is smoother.
Specifically, the step of obtaining a corresponding reset data signal gray scale value according to the data signal gray scale value includes:
obtaining a corresponding reset data signal gray-scale value according to a preset lookup table;
wherein the preset lookup table comprises: a data signal gray scale value parameter and a corresponding reset data signal gray scale value. In the preset lookup table: the difference between the reset data signal and the data signal is equal to the maximum value of the data signal offset value. In the scheme, the difference value of the gray-scale value of the reset time interval and the display time interval is 255, namely after the display time interval is ended each time, the liquid crystal is reversely deflected by 90 degrees, for example, the gray-scale value of the display time interval of the current frame is 255, and the gray-scale value of the reset time interval corresponding to the next frame is 0; the gray scale value of the display period of the next frame is 50, and the gray scale value of the reset period corresponding to the next frame is-205. After each display time interval is finished, the liquid crystal is fixedly deflected by 90 degrees, so that the liquid crystal in each frame is deflected by 90 degrees, the activity of liquid crystal molecules is fully ensured, and polarization is prevented.
Unlike the previous embodiment, in the preset lookup table: the voltage values of the reset data signal and the voltage of the data signal are opposite numbers, and when the voltage of the data signal is zero, the voltage of the reset data signal is zero. According to the scheme, the data signal of the previous frame or the current frame is acquired, so that the absolute value of the gray scale of the reset data signal is equal to the absolute value of the data signal of the previous frame or the next frame in the reset period, and the picture is excessively uniform in the reset period.
It should be noted that, the limitations of each step in the present disclosure are not considered to limit the order of the steps without affecting the implementation of the specific embodiments, and the steps written in the foregoing may be executed first, or executed later, or even executed simultaneously, and as long as the present disclosure can be implemented, all the steps should be considered as belonging to the protection scope of the present application.
The technical solution of the present application can be widely applied to various display panels, such as TN (Twisted Nematic) display panel, IPS (In-Plane Switching) display panel, VA (Vertical Alignment) display panel, MVA (Multi-Domain Vertical Alignment) display panel, and of course, other types of display panels, such as OLED (Organic Light-Emitting Diode) display panel, and the above solution can be applied thereto.
The foregoing is a more detailed description of the present application in connection with specific alternative embodiments, and the specific implementations of the present application are not to be considered limited to these descriptions. For those skilled in the art to which the present application pertains, several simple deductions or substitutions may be made without departing from the concept of the present application, and all should be considered as belonging to the protection scope of the present application.
Claims (10)
1. A display device, characterized in that the display device comprises a display panel including:
a plurality of rows of data lines for transmitting data signals;
the scanning lines transmit scanning signals, and the data lines and the scanning lines are crossed to form a plurality of pixel regions;
the pixel active switches are arranged in one-to-one correspondence with the pixel regions, the grid electrodes of the pixel active switches are connected to the scanning lines of the current row, and the source electrodes of the pixel active switches are connected to the data lines of the current column;
the pixel area is provided with a corresponding pixel electrode, and the pixel electrode is connected with the drain electrode of the pixel active switch;
the reset active switches are arranged in one-to-one correspondence with the pixel regions, the source electrodes of the reset active switches are connected with the pixel electrodes, and the grid electrodes of the reset active switches are connected with a reset control signal;
a plurality of reset data signal lines, which are arranged corresponding to the data lines one by one, are connected to the drain electrode of the reset active switch, and provide a reset data signal for the pixel electrode; and
a common electrode for providing a common voltage signal to the display panel;
wherein, the difference value between the voltage value of the reset data signal and the common voltage signal is the offset value of the reset data signal;
the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value;
if the data signal deviation value is an interval from zero to a positive value; the reset data signal offset value is an interval from zero to a negative value;
if the data signal deviation value is in an interval from zero to a negative value; the reset data signal offset value is in the interval from zero to a positive value.
2. A display device as claimed in claim 1, characterized in that the display device further comprises:
the source chip is bound at one side of the display panel, is connected with the data line and provides a data signal for the data line; and
the reset data driving chip is bound at the other side of the display panel, is connected with the reset data signal line and provides a reset data signal for the reset data signal line;
the source chip and the reset data driving chip are located on different sides of the display panel.
3. A display device according to claim 1, wherein the data line and the reset data signal line corresponding to each column of pixel regions are connected to the same transmission signal line;
the reset data signal line is connected with the transmission signal line through a P-type thin film transistor, and the data line is connected with the transmission signal line through an N-type thin film transistor; and the grids of the P-type thin film transistor and the N-type thin film transistor are connected to a time division control line.
4. The display device according to claim 1, further comprising a data processing chip, wherein the data processing chip provides a source signal source for the source chip, and the data processing chip provides a reset signal source for the reset data driving chip;
the data processing chip comprises a data processing circuit and a memory, the memory comprises a preset lookup table, and the data processing circuit receives an externally input source signal source and generates a corresponding reset signal source according to the preset lookup table.
5. The display device according to claim 1, wherein the reset data signal line and the data line are formed in the same layer, and the reset data signal line and the data line are provided at an interval.
6. The display device according to claim 1, wherein in each pixel region, the gate of the corresponding reset active switch is connected to the scan line in the previous row; the grid electrode of the pixel active switch is connected to the scanning line of the current row; the reset control signal is a scanning signal of the scanning line in the previous row.
7. A method of driving a display device, comprising the steps of:
providing a common voltage signal to a common electrode of the display device;
acquiring a data signal gray-scale value on a data line corresponding to a current row pixel area of a current frame or a previous frame;
obtaining a corresponding reset data signal gray-scale value according to the data signal gray-scale value;
at time t1, the reset active switch is controlled to be turned on by the reset control signal corresponding to the pixels in the current row, and the reset data signal with the reset data signal gray-scale value is sent to the pixel electrode;
at time t2, the reset control signal controls the reset active switch to close;
providing a reset data signal to the pixel electrode; and closing the reset data signal at time t2 before the scan signal of the scan line is turned on; and
at time t3, the scanning signal of the scanning line corresponding to the pixel in the current row controls the active switch of the pixel to be turned on, so as to provide a data signal for the pixel electrode;
t1 is greater than t2 and is less than or equal to t3, and the difference value between the voltage value of the reset data signal and the common voltage signal is a reset data signal offset value;
the difference value between the voltage value of the data signal and the voltage value of the common voltage signal is a data signal offset value;
if the data signal deviation value is an interval from zero to a positive value; the reset data signal offset value is an interval from zero to a negative value;
if the data signal deviation value is in an interval from zero to a negative value; the reset data signal offset value is in the interval from zero to a positive value.
8. The method according to claim 7, wherein the step of obtaining the corresponding reset data signal gray-scale value according to the data signal gray-scale value comprises:
obtaining a corresponding reset data signal gray-scale value according to a preset lookup table;
the preset lookup table includes: a data signal gray scale value parameter and a corresponding reset data signal gray scale value.
9. The method according to claim 7, wherein the predetermined look-up table comprises: the difference between the reset data signal and the data signal is equal to the maximum value of the data signal offset value.
10. A method of driving a display device as claimed in claim 7, wherein in the predetermined look-up table: the reset data signal has a polarity opposite to that of the voltage of the data signal, and when the voltage of the data signal is zero, the voltage of the reset data signal is zero.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011634011.7A CN112614470A (en) | 2020-12-31 | 2020-12-31 | Display device and driving method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011634011.7A CN112614470A (en) | 2020-12-31 | 2020-12-31 | Display device and driving method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112614470A true CN112614470A (en) | 2021-04-06 |
Family
ID=75252918
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011634011.7A Pending CN112614470A (en) | 2020-12-31 | 2020-12-31 | Display device and driving method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112614470A (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003140113A (en) * | 2001-11-08 | 2003-05-14 | Matsushita Electric Ind Co Ltd | Method of driving liquid crystal display device and liquid crystal display device |
| US20060192744A1 (en) * | 2005-02-28 | 2006-08-31 | Sanyo Epson Imaging Devices Corporation | Electro-optical device, method of driving electro-optical device, and electronic apparatus |
| JP2006308628A (en) * | 2005-04-26 | 2006-11-09 | Sanyo Epson Imaging Devices Corp | Electro-optical device, driving method and electronic apparatus |
| US20070057888A1 (en) * | 2005-09-13 | 2007-03-15 | Che-Li Lin | Pixel matrix and the pixel unit thereof |
| CN101276075A (en) * | 2002-02-05 | 2008-10-01 | 夏普株式会社 | Liquid crystal display |
| KR20080099410A (en) * | 2007-05-09 | 2008-11-13 | 엘지디스플레이 주식회사 | Liquid crystal display device and driving method thereof |
| CN107331363A (en) * | 2017-08-23 | 2017-11-07 | 京东方科技集团股份有限公司 | A kind of array base palte, its driving method and display device |
-
2020
- 2020-12-31 CN CN202011634011.7A patent/CN112614470A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003140113A (en) * | 2001-11-08 | 2003-05-14 | Matsushita Electric Ind Co Ltd | Method of driving liquid crystal display device and liquid crystal display device |
| CN101276075A (en) * | 2002-02-05 | 2008-10-01 | 夏普株式会社 | Liquid crystal display |
| US20060192744A1 (en) * | 2005-02-28 | 2006-08-31 | Sanyo Epson Imaging Devices Corporation | Electro-optical device, method of driving electro-optical device, and electronic apparatus |
| JP2006308628A (en) * | 2005-04-26 | 2006-11-09 | Sanyo Epson Imaging Devices Corp | Electro-optical device, driving method and electronic apparatus |
| US20070057888A1 (en) * | 2005-09-13 | 2007-03-15 | Che-Li Lin | Pixel matrix and the pixel unit thereof |
| KR20080099410A (en) * | 2007-05-09 | 2008-11-13 | 엘지디스플레이 주식회사 | Liquid crystal display device and driving method thereof |
| CN107331363A (en) * | 2017-08-23 | 2017-11-07 | 京东方科技集团股份有限公司 | A kind of array base palte, its driving method and display device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8194201B2 (en) | Display panel and liquid crystal display including the same | |
| JP5059363B2 (en) | Driving method of liquid crystal panel | |
| US8810491B2 (en) | Liquid crystal display with color washout improvement and method of driving same | |
| RU2012100253A (en) | LIQUID DISPLAY DEVICE | |
| US20100045884A1 (en) | Liquid Crystal Display | |
| CN113409718B (en) | Display panel and display device | |
| US8878761B2 (en) | Liquid crystal display device and method for driving liquid crystal display device | |
| US20130278874A1 (en) | Liquid crystal display | |
| US8040472B2 (en) | Large pixel multi-domain vertical alignment liquid crystal display using fringe fields | |
| CN112652276B (en) | Display panel, driving method thereof and display device | |
| US6583779B1 (en) | Display device and drive method thereof | |
| CN112599106B (en) | Display panel, driving method thereof and display device | |
| US11488550B2 (en) | Display panel and display apparatus for improving color cast based on design space and freedom | |
| CN113156723A (en) | Display panel, driving method thereof and display device | |
| US20210132453A1 (en) | Liquid crystal display device | |
| CN112614470A (en) | Display device and driving method thereof | |
| CN114333726A (en) | Display panel and display device | |
| CN113589608A (en) | Display panel and display terminal | |
| US10935859B2 (en) | Active matrix substrate and display device including same | |
| JP3803020B2 (en) | Liquid crystal display | |
| US20120188297A1 (en) | Display device | |
| CN113885260B (en) | Display panel | |
| CN113075826B (en) | Display panel and display device | |
| CN110967885B (en) | Liquid crystal display panel and array substrate thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |