CN112582458B - Display panel, preparation method thereof and display device - Google Patents
Display panel, preparation method thereof and display device Download PDFInfo
- Publication number
- CN112582458B CN112582458B CN202011453307.9A CN202011453307A CN112582458B CN 112582458 B CN112582458 B CN 112582458B CN 202011453307 A CN202011453307 A CN 202011453307A CN 112582458 B CN112582458 B CN 112582458B
- Authority
- CN
- China
- Prior art keywords
- signal line
- substrate
- insulating layer
- auxiliary signal
- wire portion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
- H10K59/1315—Interconnections, e.g. wiring lines or terminals comprising structures specially adapted for lowering the resistance
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
The embodiment of the application provides a display panel, a preparation method thereof and display equipment, wherein the display panel comprises a display area and a non-display area, the non-display area comprises a substrate, an auxiliary signal wire, an interlayer insulating layer and a negative pressure signal wire which are sequentially stacked, and the auxiliary signal wire is electrically connected with the negative pressure signal wire through a via hole arranged on the interlayer insulating layer. According to the embodiment of the application, the technical problems of uneven brightness and abnormal display of the display panel during display can be solved, and the display effect of the display panel is improved.
Description
Technical Field
The application belongs to the technical field of semiconductors, and particularly relates to a display panel, a preparation method thereof and display equipment.
Background
With the development of science and technology and economy, the display panel is used as a core component of display equipment, and is widely applied to production and life of people, such as watches, mobile phones, computers and televisions, and the body and the shadow of the display panel can appear.
However, the inventor of the present application found that in some display devices with narrow frames, the display panel has the problems of uneven brightness and abnormal display during display, which seriously affects the display effect and user experience of the display panel.
Disclosure of Invention
The embodiment of the application provides a display panel, a preparation method thereof and display equipment, and can solve the technical problems of uneven brightness and abnormal display of the display panel during display.
In a first aspect, an embodiment of the present application provides a display panel, where the display panel includes a display area and a non-display area, and the non-display area includes a substrate, an auxiliary signal line, an interlayer insulating layer, and a negative pressure signal line that are sequentially stacked, where the auxiliary signal line is electrically connected to the negative pressure signal line via a via hole disposed on the interlayer insulating layer.
In some embodiments, the orthographic projection of the negative pressure signal line on the substrate covers the orthographic projection of the auxiliary signal line on the substrate.
In some embodiments, the display panel further includes, in the non-display region: a gate insulating layer between the substrate and the interlayer insulating layer; the auxiliary signal line extends between the gate insulating layer and the capacitance medium layer and is electrically connected with the negative pressure signal line through a via hole arranged on the capacitance medium layer and the interlayer insulating layer; or the auxiliary signal line extends between the capacitance medium layer and the interlayer insulating layer.
In some embodiments, the display panel further includes, in the non-display region: a gate insulating layer between the substrate and the interlayer insulating layer; and a capacitance dielectric layer between the gate insulating layer and the interlayer insulating layer, wherein the auxiliary signal line comprises a first wire portion and a second wire portion, the first wire portion extends between the gate insulating layer and the capacitance dielectric layer, the second wire portion extends between the capacitance dielectric layer and the interlayer insulating layer, an orthographic projection of the first wire portion on the substrate overlaps an orthographic projection of the second wire portion on the substrate, and the first wire portion is electrically connected with the second wire portion through a via hole arranged on the capacitance dielectric layer.
The display panel further includes, in the non-display area: the retaining wall structure is arranged around the display area and is positioned at one side of the negative pressure signal line away from the substrate; the orthographic projection of the auxiliary signal line on the substrate overlaps with the orthographic projection of the retaining wall structure on the substrate.
In some embodiments, the retaining wall structure includes at least two sub-retaining walls spaced apart from each other, each of the sub-retaining walls is disposed around the display area, the auxiliary signal line includes at least two sub-auxiliary signal lines, the number of the sub-auxiliary signal lines is less than or equal to the number of the sub-retaining walls, and an orthographic projection of each of the sub-auxiliary signal lines on the substrate overlaps an orthographic projection of one of the sub-retaining walls on the substrate.
In some embodiments, the auxiliary signal line has a bus width of 20% to 75% of the total line width of the negative pressure signal line.
In some embodiments, the negative voltage signal line includes a third wire portion and a fourth wire portion, the third wire portion is located on a side of the interlayer insulating layer facing away from the substrate, the fourth wire portion is located on a side of the third wire portion facing away from the substrate, and an orthographic projection of the third wire portion on the substrate overlaps an orthographic projection of the fourth wire portion on the substrate.
In some embodiments, the display panel further comprises:
the light-emitting element layer is positioned on one side, away from the substrate, of the interlayer insulating layer, the light-emitting element layer comprises a plurality of light-emitting elements, each light-emitting element comprises a first electrode, an organic light-emitting layer and a second electrode which are sequentially arranged in the direction away from the substrate, and the negative pressure signal line is electrically connected with the second electrodes of the plurality of light-emitting elements.
In a second aspect, an embodiment of the present application provides a method for manufacturing a display panel, where the method includes: providing a substrate; forming an auxiliary signal line on the substrate; forming an interlayer insulating layer on the auxiliary signal line, and forming a via hole on the interlayer insulating layer; and forming a negative pressure signal line on the interlayer insulating layer, wherein the negative pressure signal line is electrically connected with the auxiliary signal line through a via hole arranged on the interlayer insulating layer.
In a third aspect, embodiments of the present application provide a display device, which includes a display panel according to any one of the embodiments of the first aspect.
The display panel comprises a display area and a non-display area, wherein the non-display area comprises a substrate, an auxiliary signal line, an interlayer insulating layer and a negative pressure signal line which are sequentially stacked, and the auxiliary signal line is electrically connected with the negative pressure signal line through a via hole arranged on the interlayer insulating layer. From this, this embodiment adds auxiliary signal line and negative pressure signal line electricity through the non-display area at display panel and is connected for the negative pressure signal line has increased the cross-sectional area of auxiliary signal line on original cross-sectional area's basis, thereby has reduced the resistance of negative pressure signal line, and then has reduced the resistance drop at display panel both ends, weakens even has eliminated the technical problem that display panel luminance inhomogeneous, demonstration are unusual when showing because of the resistance drop leads to, has promoted display panel's display effect and user experience.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings that are needed in the embodiments of the present application will be briefly described, and it is possible for a person skilled in the art to obtain other drawings according to these drawings without inventive effort.
Fig. 1 is a top view of a display panel provided in an embodiment of the present application;
FIG. 2 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel provided in a first embodiment of the present application;
fig. 3 is a schematic cross-sectional view of a display area of a display panel according to an embodiment of the present disclosure;
FIG. 4 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel provided in a second embodiment of the present application;
FIG. 5 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel provided in a third embodiment of the present application;
FIG. 6 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel provided in a fourth embodiment of the present application;
FIG. 7 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel according to a fifth embodiment of the present application;
FIG. 8 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel according to a sixth embodiment of the present application;
FIG. 9 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel provided in a seventh embodiment of the present application;
FIG. 10 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel provided in an eighth embodiment of the present application;
FIG. 11 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel provided in a ninth embodiment of the present application;
fig. 12 is a flowchart of a method for manufacturing a display panel according to an embodiment of the present application.
Detailed Description
Features and exemplary embodiments of various aspects of the present application are described in detail below to make the objects, technical solutions and advantages of the present application more apparent, and to further describe the present application in conjunction with the accompanying drawings and the detailed embodiments. It should be understood that the specific embodiments described herein are intended to be illustrative of the application and are not intended to be limiting. It will be apparent to one skilled in the art that the present application may be practiced without some of these specific details. The following description of the embodiments is merely intended to provide a better understanding of the present application by showing examples of the present application.
It is noted that relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising … …" does not exclude the presence of other like elements in a process, method, article or apparatus that comprises the element.
It will be understood that when a layer, an area, or a component is described as being "on" or "over" another layer, another area, it can be referred to as being directly on the other layer, another area, or another layer or area can be included between the layer and the other layer, another area. And if the component is turned over, that layer, one region, will be "under" or "beneath" the other layer, another region.
As described in the background art, in some display devices with narrow frames, there are problems of uneven brightness and abnormal display of the display panel during display.
The inventor of the application finds that the problems of uneven brightness and abnormal display of the display panel occur in the display equipment with the narrow frame, mainly because of the limitation of the narrow frame, the wiring space of the negative pressure signal line (ELVSS line for short) in the narrow frame is insufficient, the width of the laid negative pressure signal line is narrower, the resistance of the negative pressure signal line is increased, and further the resistance voltage drop (IR-drop) at two ends of the display panel is increased, so that the technical problems of uneven brightness and abnormal display of the display panel occur in display.
Based on the findings, the embodiment of the application provides a display panel, a preparation method thereof and display equipment, so as to solve the technical problems of uneven brightness and abnormal display during display of the display panel.
The technical conception of the embodiment of the application is as follows: the auxiliary signal line is additionally arranged in a non-display area of the display panel and is electrically connected with the negative pressure signal line, so that the cross-sectional area of the auxiliary signal line is increased on the basis of the original cross-sectional area of the negative pressure signal line, the resistance of the negative pressure signal line is reduced, the resistance drop at two ends of the display panel is further reduced, the technical problems of uneven brightness and abnormal display of the display panel caused by the resistance drop are weakened or even eliminated, and the display effect and the user experience of the display panel are improved.
The following first describes a display panel provided in an embodiment of the present application.
Fig. 1 is a top view of a display panel according to an embodiment of the present application. As shown in fig. 1, the display panel 100 includes a display area 100a and a non-display area 100b surrounding the display area 100 a.
Fig. 2 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel according to a first embodiment of the present application. As shown in fig. 2, the non-display region 100b includes a substrate 110, an auxiliary signal line 120, an interlayer insulating layer 130, and a negative pressure signal line 140, which are sequentially stacked, wherein the auxiliary signal line 120 is electrically connected to the negative pressure signal line 140 via a via hole 121 provided on the interlayer insulating layer 130.
In the embodiment of the present application, the substrate 110 may be made of Polyimide (PI), for example, but may be made of other organic materials, which is not limited thereto.
The interlayer insulating layer 130 may be made of, for example, silicon oxide (SiOx) or silicon nitride (SiNx), but may be made of other materials, and the present application is not limited thereto. In the display region 100a, the interlayer insulating layer 130 is mainly used to stabilize characteristics of the transistor covered by the interlayer insulating layer 130, for example, to improve leakage current problems of the transistor, and the like.
According to the embodiment of the application, the auxiliary signal line is additionally arranged in the non-display area of the display panel and is electrically connected with the negative pressure signal line, so that the cross-sectional area of the auxiliary signal line is increased on the basis of the original cross-sectional area of the negative pressure signal line, the resistance of the negative pressure signal line is reduced, the resistance voltage drop at two ends of the display panel is further reduced, the technical problems that the display panel is uneven in brightness and abnormal in display caused by the resistance voltage drop are weakened and even eliminated, and the display effect and the user experience of the display panel are improved.
In this embodiment, the negative voltage signal line is connected to the cathode of the light emitting element located in the display area 100a, and is mainly used to provide negative voltage to each light emitting element.
Fig. 3 is a schematic cross-sectional view of a display area of a display panel according to an embodiment of the present application. As shown in fig. 3, the display area 100a includes: the substrate 110, the gate insulating layer 150, the capacitor dielectric layer 160, the interlayer insulating layer 130, and the transistor 170 and the capacitor second electrode metal layer 180 between the substrate 110 and the interlayer insulating layer 130 are sequentially stacked. The transistor 170 is composed of a gate metal layer 1701, a source drain metal layer 1702, and an active layer 1703. The gate metal layer 1701 under the second metal layer 180 is also called a first metal layer, and forms a capacitor together with the second metal layer 180.
The display area 100a further includes:
a planarization layer 190 on a side of the interlayer insulating layer 130 facing away from the substrate 110;
a first electrode layer 2001 located on a side of the planarization layer 190 facing away from the substrate 110 and electrically connected to the source/drain metal layer 1702 via a via hole provided on the planarization layer 190;
a pixel defining layer 210 located on a side of the planarization layer 190 facing away from the substrate 110, the pixel defining layer 210 including a plurality of pixel openings, the first electrode layer 2001 corresponding to the pixel openings;
an organic light emitting layer 2002 on a side of the first electrode layer 2001 facing away from the substrate 110 and electrically connected to the first electrode layer 2001, at least a portion of the organic light emitting layer 2002 being disposed in the pixel opening;
support posts 220 located on a side of the pixel defining layer 210 facing away from the substrate 110;
the second electrode layer 2003 is located at a side of the pixel defining layer 210 facing away from the substrate 110 and is electrically connected to the organic light emitting layer 2002.
Among them, the first electrode layer 2001, the organic light-emitting layer 2002, and the second electrode layer 2003 constitute the light-emitting element layer 200. In the display region 100a, the light emitting element layer 200 may include a plurality of light emitting elements each including a first electrode (at the first electrode layer 2001), an organic light emitting layer (at the organic light emitting layer 2002), and a second electrode (at the second electrode layer 2003) which are sequentially disposed in a direction away from the substrate 110. The second electrodes of the light emitting elements are common electrodes, which are also called common cathodes. In the embodiment of the present application, the negative voltage signal line is electrically connected to the common cathode, that is, the negative voltage signal line is electrically connected to the second electrode layer 2003.
Fig. 4 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel according to a second embodiment of the present application. As shown in fig. 4, the display area 100b may further include, corresponding to fig. 3:
a gate insulating layer 150 between the substrate 110 and the interlayer insulating layer 130; and
and a capacitance dielectric layer 160 between the gate insulating layer 150 and the interlayer insulating layer 130.
As shown in fig. 4, in some embodiments, the auxiliary signal line 120 may extend between the gate insulating layer 150 and the capacitor dielectric layer 160, and the auxiliary signal line 120 is electrically connected to the negative voltage signal line 140 through vias disposed on the capacitor dielectric layer 160 and the interlayer insulating layer 130.
Fig. 5 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel according to a third embodiment of the present application. As shown in fig. 5, in some embodiments, the auxiliary signal line 120 may also extend between the capacitor dielectric layer 160 and the interlayer insulating layer 130, and the auxiliary signal line 120 is electrically connected to the negative voltage signal line 140 through a via hole disposed on the interlayer insulating layer 130.
Fig. 6 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel according to a fourth embodiment of the present application. As shown in fig. 6, in order to further reduce the resistance of the negative pressure signal line 140, reduce the resistance drop across the display panel, and improve the display effect, in some embodiments, the auxiliary signal line 120 includes upper and lower layers. Specifically, the auxiliary signal line 120 may include a first wire part 120a and a second wire part 120b, the first wire part 120a extending between the gate insulating layer 150 and the capacitance dielectric layer 160, the second wire part 120b extending between the capacitance dielectric layer 160 and the interlayer insulating layer 130, a front projection of the first wire part 120a on the substrate 110 overlapping a front projection of the second wire part 120b on the substrate 110, the first wire part 120a being electrically connected to the second wire part 120b via a via hole provided on the capacitance dielectric layer 160, and the second wire part 120b being electrically connected to the negative pressure signal line 140 via a via hole provided on the interlayer insulating layer 130.
Because the auxiliary signal line 120 is vertically double-layered, the cross-sectional area of the negative pressure signal line is further increased, thereby further reducing the resistance of the negative pressure signal line, further reducing the resistance drop at two ends of the display panel, and improving the display effect.
Fig. 7 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel according to a fifth embodiment of the present application.
To further enhance the packaging effect of the display panel, preventing moisture from invading the display panel along the packaging layer, as shown in fig. 7, in some embodiments, the non-display area 100b may further include:
the wall structure 161, also called a dam structure, is disposed around the display area 100a, and the wall structure 161 is located at a side of the negative pressure signal line 140 away from the substrate 110.
In the process of forming the packaging layer by ink-jet printing of the organic material, the retaining wall structure can prevent the organic material from overflowing to the outer side of the retaining wall structure, so that the organic material is prevented from overflowing, packaging failure caused by water vapor invasion caused by the overflow of the organic material is avoided, and packaging effect is improved.
In order to further block the overflow of the organic material, as shown in fig. 7, the front projection of the auxiliary signal line 120 on the substrate 110 overlaps with the front projection of the wall structure 161 on the substrate 110, i.e., at least a partial region of the auxiliary signal line 120 is located directly under the wall structure 161. Therefore, at least part of the area of the auxiliary signal line is positioned right below the retaining wall structure, so that the height of the retaining wall structure is increased, the capacity of the retaining wall structure for blocking organic material overflow is improved, the overflow risk is reduced, and the packaging reliability is improved.
Fig. 8 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel according to a sixth embodiment of the present application.
In order to further block the overflow of the organic material, as shown in fig. 8, the barrier structure 161 may include at least two sub-barriers, such as sub-barriers 161a and sub-barriers 161b, spaced apart from each other, each of the sub-barriers being disposed around the display area in the non-display area. Meanwhile, in order to further reduce the resistance of the negative pressure signal line, the auxiliary signal line 120 may include at least two sub auxiliary signal lines, for example, a sub auxiliary signal line 120c and a sub auxiliary signal line 120d, wherein the number of sub auxiliary signal lines is equal to or less than the number of sub barriers. As an example, the orthographic projection of each sub-auxiliary signal line on the substrate 110 overlaps with the orthographic projection of one sub-retaining wall on the substrate 110. Therefore, at least part of the area of each sub auxiliary signal line is positioned right below each sub retaining wall, so that the height of each sub retaining wall is increased, the capacity of each sub retaining wall for blocking organic material overflow is improved, the overflow risk is reduced, and the packaging reliability is improved.
In some embodiments, to meet the design requirements of narrow frames of different widths, the total line width of the auxiliary signal line 120 may be determined according to the total line width of the negative voltage signal line. Alternatively, the total line width of the auxiliary signal line 120 may be determined according to the distance between the first boundary and the wall structure, wherein the first boundary is the boundary between the display region 100a and the non-display region 100b.
Specifically, as shown in fig. 8, the line widths of the first and second wire parts 120a and 120b may be determined according to the total line width of the negative pressure signal line, for example, as the total line width of the negative pressure signal line is smaller, the line widths of the first and second wire parts 120a and 120b are larger, so that the resistance of the negative pressure signal line is maintained within a preset range, the resistance voltage drop at two ends of the display panel is not too large, and the display effect is improved. Similarly, the number of the sub auxiliary signal lines may be flexibly set according to the bus width of the negative pressure signal line, and the present application is not limited thereto.
In some embodiments, the front projection of the negative pressure signal line 140 on the substrate 110 covers the front projection of the auxiliary signal line 120 on the substrate 110, i.e. the total linewidth of the negative pressure signal line 140 may be larger than the total linewidth of the auxiliary signal line 120. As an example, the total line width of the auxiliary signal line may be 20% to 75% of the total line width of the negative voltage signal line, i.e., the total line width of the auxiliary signal line may be flexibly adjusted in a range of 20% to 75% of the total line width of the negative voltage signal line. Along with the increase of the bus width of the auxiliary signal line, the total line width of the negative pressure signal line can be reduced, which is favorable for reducing the distance between the first boundary and the retaining wall structure, thereby being more favorable for the design of a narrow frame.
Fig. 9 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel according to a seventh embodiment of the present application.
As shown in fig. 9, in some embodiments, the non-display area 100b may further include:
the planarization layer 190 and the first electrode layer 2001 are located between the negative pressure signal line 140 and the retaining wall structure 161, wherein the planarization layer 190 is located at a side of the negative pressure signal line 140 away from the substrate 110 and covers the first electrode layer 2001.
Fig. 10 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel according to an eighth embodiment of the present application.
As shown in fig. 10, in some embodiments, the retaining wall structure 161 may comprise upper and lower double layers. The material of the first layer may be the same as that of the pixel defining layer 210 in fig. 3, for example, polyimide. The material of the second layer may be the same as the material of the support posts 220 in fig. 3, for example, polyimide. It is to be readily understood that the first layer of the wall structures 161 of the non-display area 100b may be prepared with the pixel defining layer 210 in the display area 100a and the second layer may be prepared with the support posts 220 in the display area 100 a.
Fig. 11 is a schematic cross-sectional view of a non-display area at B1-B2 of a display panel according to a ninth embodiment of the present application.
As shown in fig. 11, in some embodiments, the negative pressure signal line 140 includes a third wire portion 140a and a fourth wire portion 140b, the third wire portion 140a is located on a side of the interlayer insulating layer 130 facing away from the substrate 110, the fourth wire portion 140b is located on a side of the third wire portion 140a facing away from the substrate 110, and an orthographic projection of the third wire portion 140a on the substrate 110 overlaps an orthographic projection of the fourth wire portion 140b on the substrate 110.
The embodiment of the application also provides a preparation method of the display panel, which can be used for manufacturing the display panel of the previous embodiment. The manufacturing process of the display panel 100 of the foregoing first embodiment will be described below.
Fig. 12 is a flowchart of a method for manufacturing a display panel according to an embodiment of the present application, which includes steps S110 to S140.
In step S110, a substrate is provided.
In step S120, an auxiliary signal line is formed on the substrate.
In step S130, an interlayer insulating layer is formed on the auxiliary signal line, and a via hole is formed on the interlayer insulating layer.
In step S140, a negative pressure signal line is formed on the interlayer insulating layer, wherein the negative pressure signal line is electrically connected to the auxiliary signal line via a via hole provided on the interlayer insulating layer.
According to the display panel prepared by the preparation method of the display panel, the auxiliary signal line is additionally arranged in the non-display area of the display panel and electrically connected with the negative pressure signal line, so that the negative pressure signal line is increased in the cross section area on the basis of the original cross section area, the resistance of the negative pressure signal line is reduced, the resistance voltage drop at two ends of the display panel is further reduced, the technical problems of uneven brightness and abnormal display of the display panel caused by the resistance voltage drop are weakened or even eliminated, and the display effect and the user experience of the display panel are improved.
In some embodiments, the auxiliary signal line may be prepared together with the gate metal layer and/or the capacitor second electrode metal layer of the display region of the display panel.
In some embodiments, the orthographic projection of the negative pressure signal line on the substrate covers the orthographic projection of the auxiliary signal line on the substrate.
In some embodiments, before step S120, the method for manufacturing a display panel may further include:
forming a gate insulating layer on a substrate;
forming a capacitance dielectric layer on the gate insulating layer;
in some embodiments, the auxiliary signal line extends between the gate insulating layer and the capacitance dielectric layer, and the auxiliary signal line is electrically connected to the negative pressure signal line through a via hole provided on the capacitance dielectric layer and the interlayer insulating layer. In some embodiments, the auxiliary signal line extends between the capacitive dielectric layer and the interlayer insulating layer.
In some embodiments, the auxiliary signal line includes a first wire portion extending between the gate insulating layer and the capacitance dielectric layer, and a second wire portion extending between the capacitance dielectric layer and the interlayer insulating layer, an orthographic projection of the first wire portion on the substrate overlapping an orthographic projection of the second wire portion on the substrate, the first wire portion being electrically connected to the second wire portion via a via provided on the capacitance dielectric layer.
In some embodiments, the method of manufacturing a display panel may further include:
and arranging a retaining wall structure around the display area on one side of the negative pressure signal line away from the substrate, wherein the orthographic projection of the auxiliary signal line on the substrate overlaps with the orthographic projection of the retaining wall structure on the substrate.
In some embodiments, the retaining wall structure includes at least two sub-retaining walls spaced apart from each other, each sub-retaining wall is disposed around the display area in the non-display area, the auxiliary signal line includes at least two sub-auxiliary signal lines, the number of the sub-auxiliary signal lines is less than or equal to the number of the sub-retaining walls, and an orthographic projection of each sub-auxiliary signal line on the substrate overlaps an orthographic projection of one sub-retaining wall on the substrate.
In some embodiments, the total linewidth of the auxiliary signal line may be 20% to 75% of the total linewidth of the negative voltage signal line.
In some embodiments, the negative voltage signal line includes a third wire portion and a fourth wire portion, the third wire portion is located on a side of the interlayer insulating layer facing away from the substrate, the fourth wire portion is located on a side of the third wire portion facing away from the substrate, and an orthographic projection of the third wire portion on the substrate overlaps an orthographic projection of the fourth wire portion on the substrate.
In some embodiments, the method of manufacturing a display panel may further include:
in the preparation of the display region, a light-emitting element layer is formed on the interlayer insulating layer on the side facing away from the substrate. The light emitting element layer includes a plurality of light emitting elements, each of which includes a first electrode, an organic light emitting layer, and a second electrode sequentially disposed in a direction away from the substrate. In the embodiment of the application, the negative pressure signal line is electrically connected to the second electrodes of the plurality of light emitting elements.
The embodiment of the application also provides a display device, for example, a mobile phone, a tablet computer, and other devices with an image display function, where the display device includes the display panel 100 of any one of the foregoing embodiments.
According to the display device of the embodiment of the application, the auxiliary signal line is additionally arranged in the non-display area of the display panel of the display device and is electrically connected with the negative pressure signal line, so that the cross-sectional area of the auxiliary signal line is increased on the basis of the original cross-sectional area by the negative pressure signal line, the resistance of the negative pressure signal line is reduced, the resistance voltage drop at two ends of the display panel is further reduced, the technical problems of uneven brightness and abnormal display of the display panel caused by the resistance voltage drop are weakened and even eliminated, and the display effect and the user experience of the display panel are improved.
These embodiments are not exhaustive or to limit the invention to the precise embodiments disclosed, and according to the invention described above. Obviously, many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and the practical application, to thereby enable others skilled in the art to best utilize the invention and various modifications as are suited to the particular use contemplated. The invention is limited only by the claims and the full scope and equivalents thereof.
Claims (8)
1. A display panel, characterized in that the display panel comprises a display area and a non-display area, the non-display area comprises a substrate, an auxiliary signal line, an interlayer insulating layer and a negative pressure signal line which are sequentially stacked, wherein the auxiliary signal line is electrically connected with the negative pressure signal line through a via hole arranged on the interlayer insulating layer;
the non-display area further includes:
a gate insulating layer between the substrate and the interlayer insulating layer; and
a capacitance dielectric layer between the gate insulating layer and the interlayer insulating layer,
the auxiliary signal line extends between the gate insulating layer and the capacitance medium layer, and is electrically connected with the negative pressure signal line through a via hole arranged on the capacitance medium layer and the interlayer insulating layer;
or the auxiliary signal line extends between the capacitance medium layer and the interlayer insulating layer;
alternatively, the auxiliary signal line includes a first wire portion extending between the gate insulating layer and the capacitance medium layer, and a second wire portion extending between the capacitance medium layer and the interlayer insulating layer, an orthographic projection of the first wire portion on the substrate overlaps an orthographic projection of the second wire portion on the substrate, and the first wire portion is electrically connected with the second wire portion via a via hole provided on the capacitance medium layer.
2. The display panel of claim 1, wherein an orthographic projection of the negative pressure signal line on the substrate covers an orthographic projection of the auxiliary signal line on the substrate.
3. The display panel of claim 1, wherein the non-display area further comprises:
a retaining wall structure which is arranged around the display area and is positioned at one side of the negative pressure signal line away from the substrate;
the orthographic projection of the auxiliary signal line on the substrate overlaps with the orthographic projection of the retaining wall structure on the substrate.
4. A display panel according to claim 3, wherein the wall structure comprises at least two sub-walls spaced apart from each other, each of the sub-walls being arranged around the display area, the auxiliary signal lines comprising at least two sub-auxiliary signal lines, the number of sub-auxiliary signal lines being less than or equal to the number of sub-walls, the orthographic projection of each of the sub-auxiliary signal lines on the substrate overlapping with the orthographic projection of one of the sub-walls on the substrate.
5. The display panel according to claim 1, wherein the negative pressure signal line includes a third wire portion and a fourth wire portion, the third wire portion being located on a side of the interlayer insulating layer facing away from the substrate, the fourth wire portion being located on a side of the third wire portion facing away from the substrate, and an orthographic projection of the third wire portion on the substrate overlapping an orthographic projection of the fourth wire portion on the substrate.
6. The display panel of claim 1, further comprising:
the light-emitting element layer is positioned on one side, away from the substrate, of the interlayer insulating layer, the light-emitting element layer comprises a plurality of light-emitting elements, each light-emitting element comprises a first electrode, an organic light-emitting layer and a second electrode which are sequentially arranged in the direction away from the substrate, and the negative pressure signal line is electrically connected with the second electrodes of the plurality of light-emitting elements.
7. A method for manufacturing a display panel, the method comprising:
providing a substrate;
forming an auxiliary signal line on the substrate;
forming an interlayer insulating layer on the auxiliary signal line, and forming a via hole on the interlayer insulating layer;
forming a negative pressure signal line on the interlayer insulating layer, the negative pressure signal line being electrically connected to the auxiliary signal line via a via hole provided on the interlayer insulating layer;
before forming the auxiliary signal line on the substrate, the method further includes:
forming a gate insulating layer on the substrate;
forming a capacitance dielectric layer on the gate insulating layer;
the auxiliary signal line extends between the gate insulating layer and the capacitance medium layer, and is electrically connected with the negative pressure signal line through a via hole arranged on the capacitance medium layer and the interlayer insulating layer;
or the auxiliary signal line extends between the capacitance medium layer and the interlayer insulating layer;
alternatively, the auxiliary signal line includes a first wire portion extending between the gate insulating layer and the capacitance medium layer, and a second wire portion extending between the capacitance medium layer and the interlayer insulating layer, an orthographic projection of the first wire portion on the substrate overlaps an orthographic projection of the second wire portion on the substrate, and the first wire portion is electrically connected with the second wire portion via a via hole provided on the capacitance medium layer.
8. A display device comprising the display panel according to any one of claims 1 to 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011453307.9A CN112582458B (en) | 2020-12-11 | 2020-12-11 | Display panel, preparation method thereof and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011453307.9A CN112582458B (en) | 2020-12-11 | 2020-12-11 | Display panel, preparation method thereof and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112582458A CN112582458A (en) | 2021-03-30 |
| CN112582458B true CN112582458B (en) | 2023-06-30 |
Family
ID=75131308
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011453307.9A Active CN112582458B (en) | 2020-12-11 | 2020-12-11 | Display panel, preparation method thereof and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112582458B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2023070404A1 (en) * | 2021-10-27 | 2023-05-04 | 京东方科技集团股份有限公司 | Display panel and preparation method therefor, and display apparatus |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104465711A (en) * | 2014-12-30 | 2015-03-25 | 京东方科技集团股份有限公司 | AMOLED array substrate, manufacturing method of AMOLED array substrate and displaying device |
| CN104699349A (en) * | 2015-04-01 | 2015-06-10 | 上海天马微电子有限公司 | Array substrate, array substrate manufacturing method and display panel |
| CN107910352A (en) * | 2017-11-20 | 2018-04-13 | 武汉天马微电子有限公司 | A kind of organic electroluminescence display panel and display device |
| CN207303104U (en) * | 2017-10-31 | 2018-05-01 | 昆山国显光电有限公司 | Display panel |
| CN108962947A (en) * | 2018-07-04 | 2018-12-07 | 上海天马微电子有限公司 | A kind of flexible display panels and display device |
| CN109103231A (en) * | 2018-08-27 | 2018-12-28 | 京东方科技集团股份有限公司 | Display base plate and its manufacturing method, display device |
| CN110085648A (en) * | 2019-05-17 | 2019-08-02 | 京东方科技集团股份有限公司 | Array substrate and preparation method thereof, display panel, display device |
| CN110767738A (en) * | 2019-11-22 | 2020-02-07 | 京东方科技集团股份有限公司 | Display device, display panel and manufacturing method thereof |
| CN111092108A (en) * | 2019-12-30 | 2020-05-01 | 上海天马微电子有限公司 | Display panel and display device |
| CN111129093A (en) * | 2019-12-23 | 2020-05-08 | 武汉华星光电半导体显示技术有限公司 | Array substrate and display panel |
| CN111427202A (en) * | 2020-04-08 | 2020-07-17 | 深圳市华星光电半导体显示技术有限公司 | Narrow-frame display panel and display device |
| CN111584610A (en) * | 2020-06-10 | 2020-08-25 | 京东方科技集团股份有限公司 | Display panel and display device |
-
2020
- 2020-12-11 CN CN202011453307.9A patent/CN112582458B/en active Active
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104465711A (en) * | 2014-12-30 | 2015-03-25 | 京东方科技集团股份有限公司 | AMOLED array substrate, manufacturing method of AMOLED array substrate and displaying device |
| CN104699349A (en) * | 2015-04-01 | 2015-06-10 | 上海天马微电子有限公司 | Array substrate, array substrate manufacturing method and display panel |
| CN207303104U (en) * | 2017-10-31 | 2018-05-01 | 昆山国显光电有限公司 | Display panel |
| CN107910352A (en) * | 2017-11-20 | 2018-04-13 | 武汉天马微电子有限公司 | A kind of organic electroluminescence display panel and display device |
| CN108962947A (en) * | 2018-07-04 | 2018-12-07 | 上海天马微电子有限公司 | A kind of flexible display panels and display device |
| CN109103231A (en) * | 2018-08-27 | 2018-12-28 | 京东方科技集团股份有限公司 | Display base plate and its manufacturing method, display device |
| CN110085648A (en) * | 2019-05-17 | 2019-08-02 | 京东方科技集团股份有限公司 | Array substrate and preparation method thereof, display panel, display device |
| CN110767738A (en) * | 2019-11-22 | 2020-02-07 | 京东方科技集团股份有限公司 | Display device, display panel and manufacturing method thereof |
| CN111129093A (en) * | 2019-12-23 | 2020-05-08 | 武汉华星光电半导体显示技术有限公司 | Array substrate and display panel |
| CN111092108A (en) * | 2019-12-30 | 2020-05-01 | 上海天马微电子有限公司 | Display panel and display device |
| CN111427202A (en) * | 2020-04-08 | 2020-07-17 | 深圳市华星光电半导体显示技术有限公司 | Narrow-frame display panel and display device |
| CN111584610A (en) * | 2020-06-10 | 2020-08-25 | 京东方科技集团股份有限公司 | Display panel and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112582458A (en) | 2021-03-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100502608C (en) | Flat panel display and method of fabricating the same | |
| CN113078195B (en) | Display device, display panel and manufacturing method thereof | |
| US6597121B2 (en) | Active matrix organic EL display device and method of forming the same | |
| US9012273B2 (en) | Method of manufacturing a flat panel display device | |
| US9685469B2 (en) | Display with semiconducting oxide and polysilicon transistors | |
| CN111564458B (en) | Display panel | |
| US10943984B2 (en) | Thin film transistor and manufacturing method thereof, display substrate and manufacturing method thereof, and display device | |
| WO2021169571A1 (en) | Display panel and electronic device | |
| CN103489922A (en) | Thin film transistor and preparation method thereof, array substrate and preparation method thereof and display device | |
| CN108039357B (en) | Organic light-emitting display panel and electronic equipment | |
| CN110289270B (en) | Array substrate, manufacturing method thereof and display device | |
| US11758770B2 (en) | Display panel and display device with pixel electrode overlapping transparent wires configured to reduce laser-etching damage | |
| CN113471257B (en) | Display panel and mobile terminal | |
| CN112599580B (en) | Display panel and display device | |
| US11450724B2 (en) | Display panel, method of manufacturing same, and display device comprising power lines | |
| CN209912874U (en) | Display substrate and display device | |
| US20220181429A1 (en) | Display device | |
| CN112582458B (en) | Display panel, preparation method thereof and display device | |
| US20240057447A1 (en) | Oled display panel and oled display device | |
| CN110190091B (en) | Display panel and manufacturing method thereof | |
| US20080048191A1 (en) | Organic light emitting display device and method of fabricating the same | |
| CN111834381B (en) | Array substrate, display panel, display device and manufacturing method of array substrate | |
| KR20140108791A (en) | Organic Light Emitting Diode Display Device and Method for Manufacturing The Same | |
| CN203521430U (en) | Thin film transistor, array substrate, and display device | |
| CN111276492B (en) | Display device, OLED panel thereof and manufacturing method of OLED panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |