CN112380066B - Server maintenance and debugging device based on domestic platform and server - Google Patents
Server maintenance and debugging device based on domestic platform and server Download PDFInfo
- Publication number
- CN112380066B CN112380066B CN202011352438.8A CN202011352438A CN112380066B CN 112380066 B CN112380066 B CN 112380066B CN 202011352438 A CN202011352438 A CN 202011352438A CN 112380066 B CN112380066 B CN 112380066B
- Authority
- CN
- China
- Prior art keywords
- server
- debugging
- reset
- bmc
- control module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1441—Resetting or repowering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Abstract
A server maintenance and debugging device based on a domestic platform and a server with the device, wherein the maintenance and debugging device comprises: the reset control button is connected with the CPLD control module and is configured to send out a reset low-level electric signal; the USB debugging interface is connected with the CPLD control module and is configured to receive debugging instructions of the mainboard and the BMC of the server; the CPLD control module is connected with the main board and the BMC of the server and is configured to forward corresponding reset control instructions or debugging instructions to the main board and the BMC of the server according to the input types of the reset control button and the USB debugging interface.
Description
Technical Field
The invention relates to the field of server operation and maintenance, in particular to an implementation method for fault investigation of a domestic platform.
Background
Typically, the maintenance interface of the motherboard of the server is separate from the maintenance interface of the BMC, and the maintenance interface is located inside the chassis. Once the server fails, when the problem is detected, reset operation is often carried out on the main board and the BMC of the server, even debugging is carried out on the main board and the BMC of the server, and because reset keys and debugging interfaces of the BMC and the main board are positioned in the machine type, a machine box cover is often required to be opened, a maintenance interface is connected, relevant information is read to locate the problem, and the operation and maintenance and debugging modes increase the difficulty of operation and debugging and reduce the operation and maintenance efficiency.
Therefore, there is a need for a device that can effectively solve the above-mentioned problems, and can organically unify debug interfaces of a motherboard or a BMC.
Disclosure of Invention
In order to solve the above problems, the present invention provides a server maintenance and debugging device based on a domestic platform, comprising:
and the reset control button is connected with the CPLD control module and is configured to send out a reset low-level electric signal.
The USB debugging interface is connected with the CPLD control module and is configured to receive debugging instructions of the mainboard and the BMC of the server;
the CPLD control module is connected with the main board and the BMC of the server and is configured to forward corresponding reset control instructions or debugging instructions to the main board and the BMC of the server according to the input types of the reset control button and the USB debugging interface.
In some embodiments of the invention, the CPLD control module includes:
the two UART serial port control interfaces are respectively connected with a mainboard of the server and the UART debugging serial port of the BMC.
In some embodiments of the invention, the CPLD control module further comprises:
and the two reset signal control interfaces are respectively connected with the mainboard of the server and the reset pin of the BMC.
In some embodiments of the invention, there is provided:
detecting the state of a potential signal of the reset control button in real time;
and if the duration of the low-level signal generated in response to the pressing of the reset button is less than or equal to the first preset time, transmitting the reset signal to the BMC of the server through the CPLD control module, and controlling the BMC to reset.
In some embodiments of the invention, further comprising:
and if the duration of the low-level signal generated in response to the pressing of the reset button exceeds the first preset time, sending the reset signal to the server mainboard through the CPLD control module, and controlling the mainboard to reset.
In some embodiments of the invention, further comprising: and packaging the communication data of the USB debugging interface, and adding a first identification to a debugging instruction for server BMC debugging.
In some embodiments of the invention, further comprising: and packaging communication data of the USB debugging interface, and adding a second identifier to a debugging instruction of the server main board debugging.
In some embodiments of the present invention, in response to receiving a debug instruction with a first identification, the debug instruction data is sent to a UART debug serial port of a server BMC.
In some embodiments of the present invention, in response to receiving the debug instruction data with the second identification, the debug instruction data is sent to a server master UART debug serial port.
The invention also provides a server with the server maintenance and debugging device based on the domestic platform.
The server maintenance and debugging device based on the domestic platform and the server with the same can effectively solve the difficulty in operation and maintenance and debugging caused by the reset and debugging inconvenience of the main board and the BMC in the domestic server.
Drawings
In order to more clearly illustrate the embodiments of the invention or the technical solutions in the prior art, the drawings that are necessary for the description of the embodiments or the prior art will be briefly described, it being obvious that the drawings in the following description are only some embodiments of the invention and that other embodiments may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a diagram of a server maintenance and debugging device based on a domestic platform.
Fig. 2 is a schematic connection diagram of the debugging device, the server motherboard and the BMC according to the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the following embodiments of the present invention will be described in further detail with reference to the accompanying drawings.
As shown in fig. 1, the present invention provides a server maintenance and debugging device based on a domestic platform, which includes:
a reset control button 4, connected to the CPLD control module 1, configured to emit a reset low-level electrical signal;
the USB debugging interface 5 is connected with the CPLD control module 1 and is configured to receive debugging instructions of a mainboard and a BMC of the server;
the CPLD control module 1 is connected with the main board and the BMC of the server and is configured to forward corresponding reset control instructions or debugging instructions to the main board and the BMC of the server according to input types of the reset control button 4 and the USB debugging interface 5.
The USB debugging interface receives serial data through a USB-TTL debugging line, the serial data is transmitted to the CPLD control module 1, and the CPLD control module 1 determines whether the serial data is transmitted to the BMC or the main board of the server.
In some embodiments of the present invention, the CPLD control module 1 includes:
the two UART serial port control interfaces are respectively connected with a mainboard of the server and the UART debugging serial port of the BMC. In this embodiment, the CPLD control module 1 determines a debug target of the debug information according to the received debug instruction, and sends the debug instruction to the corresponding debug target through one of the two UART interface control interfaces.
In some embodiments of the present invention, the CPLD control module 1 further includes:
and the two reset signal control interfaces are respectively connected with the mainboard of the server and the reset pin of the BMC. In this embodiment, the two reset signal control interfaces are respectively connected with the motherboard of the server and the reset pin of the BMC through control lines, and send the reset signal judged by the CPLD control module 1 to the BMC of the server or the reset pin of the server, so as to realize the control of the motherboard or the BMC of the server to reset.
In some embodiments of the invention, there is provided: detecting the state of a potential signal of the reset control button in real time; the duration of the low-level signal generated in response to the reset button being pressed is equal to or less than the first predetermined time, the reset signal is sent to the BMC of the server by the CPLD control module 1, and the BMC is controlled to be reset.
In this embodiment, the CPLD control module 1 detects the potential change of the reset control button in real time, when the reset control button is pressed to generate a low level signal, the duration of the low level signal generated by the reset button is determined, and if the duration of the generated low level signal does not exceed 5 seconds, the CPLD control module 1 sends a reset signal to a BMC reset pin of the server through a reset signal control interface connected with the BMC of the server, so that the BMC of the server is reset.
In some embodiments of the invention, further comprising: and if the duration of the low-level signal generated in response to the pressing of the reset button exceeds the first preset time, sending the reset signal to the server mainboard through the CPLD control module, and controlling the mainboard to reset.
In this embodiment, the CPLD control module 1 detects the potential change of the reset control button in real time, and when the reset control button is pressed to generate a low-level signal and the duration of the generated reset signal exceeds 5 seconds, the CPLD control module 1 sends the reset signal to the motherboard of the server through the reset signal control interface connected with the motherboard of the server, which is the motherboard reset of the server.
In some embodiments of the invention, further comprising: and packaging the communication data of the USB debugging interface, and adding a first identification to a debugging instruction for server BMC debugging.
In this embodiment, in order to distinguish whether the debug instruction obtained from the USB debug interface is a server motherboard or a server BMC, each debug instruction is marked, so as to distinguish a debug target of the debug instruction, so that for the debug instruction of the server BMC, a mark is added to a header of data of each debug instruction.
In some embodiments of the invention, further comprising: and packaging communication data of the USB debugging interface, and adding a second identifier to a debugging instruction of the server main board debugging. In this embodiment, a flag will be added to each debug instruction of the motherboard of the server.
In some embodiments of the present invention, in response to receiving a debug instruction with a first identification, the debug instruction data is sent to a UART debug serial port of a server BMC. In this embodiment, when the CPLD control module 1 receives the debug instruction data with the flag, the debug instruction is sent to the BMC of the server through the UART serial port connected to the BMC of the server.
In some embodiments of the present invention, in response to receiving the debug instruction data with the second identification, the debug instruction data is sent to a server master UART debug serial port. In this embodiment, when the CPLD control module 1 receives the debug instruction with the flag, the debug instruction will be sent to the motherboard of the server through the UART serial port connected to the motherboard of the server.
As shown in fig. 2, another aspect of the present invention further provides a server having the server maintenance and debugging device based on the domestic platform.
In the embodiment of the invention, two reset control interfaces of the CPLD control module 1 are respectively connected with reset pins of a main board 3 and a BMC 2 of the server, and two UART serial ports are respectively connected with debugging interfaces of the main board 3 and the BMC 2 of the server.
The server maintenance and debugging device based on the domestic server platform can effectively solve the inconvenience caused by the fact that the debugging interfaces and the reset pins of the main board and the BMC are positioned in the server in the domestic server maintenance process, control the service operation of the main board and the BMC of the server through one reset key, and realize the debugging operation of the main board and the BMC of the server through one USB debugging interface.
Claims (2)
1. A server maintenance and debugging device based on a domestic platform is characterized by comprising:
the reset control button is connected with the CPLD control module and is configured to send out a reset low-level signal;
the USB debugging interface is connected with the CPLD control module and is configured to receive debugging instructions of the mainboard and the BMC of the server;
the CPLD control module is connected with the main board and the BMC of the server and is configured to forward corresponding reset control instructions or debugging instructions to the main board and the BMC of the server according to the input types of the reset control button and the USB debugging interface;
the CPLD control module comprises:
the two UART serial port control interfaces are respectively connected with a mainboard of the server and a UART debugging serial port of the BMC;
the two reset signal control interfaces are respectively connected with a mainboard of the server and reset pins of the BMC;
the CPLD control module is further configured to: detecting the state of a potential signal of the reset control button in real time;
the duration of the low-level signal generated in response to the pressing of the reset button is less than or equal to a first preset time, the CPLD control module sends the reset signal to the BMC of the server, and the BMC is controlled to be reset;
the duration of the low-level signal generated in response to the pressing of the reset button exceeds a first preset time, the CPLD control module sends the reset signal to the server main board and controls the main board to reset;
packaging communication data of the USB debugging interface, and adding a first identifier to a debugging instruction of the server BMC;
responding to receiving a debugging instruction with a first identifier through a USB debugging interface, and sending the debugging instruction with the first identifier to a UART debugging serial port of a server BMC;
adding a second identifier to a debugging instruction for debugging the server main board;
and responding to receiving a debugging instruction with a second identifier through the USB debugging interface, and sending the debugging instruction with the second identifier to a UART debugging serial port of the server main board.
2. A server provided with the server maintenance and debugging device based on a domestic platform as claimed in claim 1.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011352438.8A CN112380066B (en) | 2020-11-27 | 2020-11-27 | Server maintenance and debugging device based on domestic platform and server |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011352438.8A CN112380066B (en) | 2020-11-27 | 2020-11-27 | Server maintenance and debugging device based on domestic platform and server |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112380066A CN112380066A (en) | 2021-02-19 |
| CN112380066B true CN112380066B (en) | 2023-05-02 |
Family
ID=74587950
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011352438.8A Active CN112380066B (en) | 2020-11-27 | 2020-11-27 | Server maintenance and debugging device based on domestic platform and server |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112380066B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113204466B (en) * | 2021-04-29 | 2022-11-18 | 山东英信计算机技术有限公司 | Over-temperature protection method and electronic equipment |
| CN116088659B (en) * | 2023-02-13 | 2023-11-07 | 江苏云涌电子科技股份有限公司 | Reset judging system and method for domestic processor |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107038139A (en) * | 2017-04-13 | 2017-08-11 | 广东浪潮大数据研究有限公司 | A kind of implementation method of the domestic server master board based on FT1500A |
| CN108733186A (en) * | 2017-04-24 | 2018-11-02 | 北京京东尚科信息技术有限公司 | Homing device and method |
| CN107797960A (en) * | 2017-11-03 | 2018-03-13 | 山东超越数控电子股份有限公司 | A kind of server architecture of multiprocessor |
| CN108376027A (en) * | 2018-01-22 | 2018-08-07 | 郑州云海信息技术有限公司 | A kind of parameter module realization method and system preventing BMC frequent recoveries |
| CN108304056A (en) * | 2018-01-29 | 2018-07-20 | 郑州云海信息技术有限公司 | A kind of method, apparatus and computer readable storage medium of button multiplexing |
-
2020
- 2020-11-27 CN CN202011352438.8A patent/CN112380066B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN112380066A (en) | 2021-02-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2046155C (en) | Method and coupler for interfacing a portable data carrier with a host processor | |
| CN112380066B (en) | Server maintenance and debugging device based on domestic platform and server | |
| CN103399254B (en) | The detection method that board is in place and device | |
| CN109828933B (en) | NCSI function network card and method for realizing NCSI function of network card | |
| JPS62247436A (en) | Computer diagnosing system | |
| EP1688845B1 (en) | Computer, IO expansion device and method for recognizing connection of IO expansion device | |
| CN112527582A (en) | Detection method, detection device, detection equipment and storage medium of server cable | |
| CN108647131A (en) | The output system of running log | |
| CN105510755A (en) | Testing device | |
| US6943463B2 (en) | System and method of testing connectivity between a main power supply and a standby power supply | |
| CN114356671A (en) | Board card debugging device, system and method | |
| CN111176913A (en) | Circuit and method for detecting Cable Port in server | |
| CN101739320A (en) | Error detection device of server and error detection method thereof | |
| CN116340073A (en) | Test method, device and system | |
| CN112631667B (en) | Server upgrading system | |
| US20070204088A1 (en) | Modularized circuit board bus connection control method and system | |
| CN113051209A (en) | Electronic equipment and communication method thereof | |
| CN113407470B (en) | Method, device and equipment for multiplexing low pin count interface and universal asynchronous receiver-transmitter interface | |
| CN112015602A (en) | Debugging device and electronic device with same | |
| CN111917564B (en) | Network detection system | |
| CN117520234B (en) | Automatic identification circuit of Type-C interface external equipment and related equipment | |
| CN117155714B (en) | Communication device, method, system, apparatus, medium, encryption system, and server | |
| JP7371260B2 (en) | Electronic equipment and connection inspection method | |
| CN218849054U (en) | Display device and debugging system thereof | |
| CN114168070A (en) | Storage device, master-slave determination method, and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |