CN112286839B - 低开销的转换后备缓冲器下拉 - Google Patents

低开销的转换后备缓冲器下拉 Download PDF

Info

Publication number
CN112286839B
CN112286839B CN202011089886.3A CN202011089886A CN112286839B CN 112286839 B CN112286839 B CN 112286839B CN 202011089886 A CN202011089886 A CN 202011089886A CN 112286839 B CN112286839 B CN 112286839B
Authority
CN
China
Prior art keywords
tlb
pulldown
request
core
identification information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202011089886.3A
Other languages
English (en)
Chinese (zh)
Other versions
CN112286839A (zh
Inventor
埃里克·诺瑟普
本杰明·查尔斯·塞利布林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Google LLC
Original Assignee
Google LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Google LLC filed Critical Google LLC
Priority to CN202011089886.3A priority Critical patent/CN112286839B/zh
Publication of CN112286839A publication Critical patent/CN112286839A/zh
Application granted granted Critical
Publication of CN112286839B publication Critical patent/CN112286839B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G06F9/45558—Hypervisor-specific management and integration aspects
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G06F9/45558—Hypervisor-specific management and integration aspects
    • G06F2009/45583—Memory management, e.g. access or allocation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/15—Use in a specific computing environment
    • G06F2212/152—Virtualized environment, e.g. logically partitioned system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/68—Details of translation look-aside buffer [TLB]
    • G06F2212/682—Multiprocessor TLB consistency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/68—Details of translation look-aside buffer [TLB]
    • G06F2212/683—Invalidation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN202011089886.3A 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉 Active CN112286839B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011089886.3A CN112286839B (zh) 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US201662347495P 2016-06-08 2016-06-08
US62/347,495 2016-06-08
US201615293627A 2016-10-14 2016-10-14
US15/293,627 2016-10-14
CN202011089886.3A CN112286839B (zh) 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉
CN201611191432.0A CN107480075B (zh) 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201611191432.0A Division CN107480075B (zh) 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉

Publications (2)

Publication Number Publication Date
CN112286839A CN112286839A (zh) 2021-01-29
CN112286839B true CN112286839B (zh) 2024-05-10

Family

ID=57569990

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201611191432.0A Active CN107480075B (zh) 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉
CN202011089886.3A Active CN112286839B (zh) 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201611191432.0A Active CN107480075B (zh) 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉

Country Status (6)

Country Link
EP (2) EP3255550B1 (enExample)
JP (2) JP6382924B2 (enExample)
CN (2) CN107480075B (enExample)
DE (2) DE102016124749B4 (enExample)
DK (2) DK3255550T3 (enExample)
GB (1) GB2551226A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108710584B (zh) * 2018-05-22 2021-08-31 郑州云海信息技术有限公司 一种提高tlb刷新效率的方法
CN114595164B (zh) * 2022-05-09 2022-08-16 支付宝(杭州)信息技术有限公司 在虚拟化平台中管理tlb高速缓存的方法和装置
KR20250166880A (ko) * 2024-05-11 2025-11-28 양쯔 메모리 테크놀로지스 씨오., 엘티디. 메모리 시스템에서의 데이터 마이그레이션

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1506843A (zh) * 2002-12-12 2004-06-23 国际商业机器公司 能够使用虚拟存储器处理模式的数据处理系统
CN103597512A (zh) * 2011-02-03 2014-02-19 脸谱公司 从有机活动流创建赞助故事单元
CN103827839A (zh) * 2011-07-26 2014-05-28 英特尔公司 用于在支持共享虚拟存储器的异构计算系统中的tlb关闭的方法和装置

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63286944A (ja) * 1987-05-20 1988-11-24 Hitachi Ltd アドレス変換バツフア無効化方式
JPH01109452A (ja) * 1987-10-22 1989-04-26 Fujitsu Ltd 変換索引バッファ情報の消去制御方式
JP2806778B2 (ja) * 1994-01-28 1998-09-30 甲府日本電気株式会社 変換索引バッファクリア命令処理方式
JP4361909B2 (ja) * 1995-03-20 2009-11-11 富士通株式会社 キャッシュコヒーレンス装置
US5906001A (en) * 1996-12-19 1999-05-18 Intel Corporation Method and apparatus for performing TLB shutdown operations in a multiprocessor system without invoking interrup handler routines
US7073043B2 (en) * 2003-04-28 2006-07-04 International Business Machines Corporation Multiprocessor system supporting multiple outstanding TLBI operations per partition
US7188229B2 (en) * 2004-01-17 2007-03-06 Sun Microsystems, Inc. Method and apparatus for memory management in a multi-processor computer system
US7281116B2 (en) * 2004-07-30 2007-10-09 Hewlett-Packard Development Company, L.P. Multiprocessor system having plural memory locations for respectively storing TLB-shootdown data for plural processor nodes
US7454590B2 (en) * 2005-09-09 2008-11-18 Sun Microsystems, Inc. Multithreaded processor having a source processor core to subsequently delay continued processing of demap operation until responses are received from each of remaining processor cores
JP4908017B2 (ja) * 2006-02-28 2012-04-04 富士通株式会社 Ｄｍａデータ転送装置及びｄｍａデータ転送方法
CN101398768B (zh) * 2008-10-28 2011-06-15 北京航空航天大学 一种分布式虚拟机监视器系统的构建方法
CN102262557B (zh) * 2010-05-25 2015-01-21 运软网络科技(上海)有限公司 通过总线架构构建虚拟机监控器的方法及性能服务框架
CN104204990B (zh) * 2012-03-30 2018-04-10 英特尔公司 在使用共享虚拟存储器的处理器中加速操作的装置和方法
US9081707B2 (en) * 2012-12-29 2015-07-14 Intel Corporation Apparatus and method for tracking TLB flushes on a per thread basis
US9411745B2 (en) * 2013-10-04 2016-08-09 Qualcomm Incorporated Multi-core heterogeneous system translation lookaside buffer coherency
US9619387B2 (en) * 2014-02-21 2017-04-11 Arm Limited Invalidating stored address translations
WO2016012832A1 (en) 2014-07-21 2016-01-28 Via Alliance Semiconductor Co., Ltd. Address translation cache that supports simultaneous invalidation of common context entries
JP6663108B2 (ja) * 2016-02-29 2020-03-11 富士通株式会社 物理演算処理装置、情報処理装置及び情報処理装置の制御方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1506843A (zh) * 2002-12-12 2004-06-23 国际商业机器公司 能够使用虚拟存储器处理模式的数据处理系统
CN103597512A (zh) * 2011-02-03 2014-02-19 脸谱公司 从有机活动流创建赞助故事单元
CN103827839A (zh) * 2011-07-26 2014-05-28 英特尔公司 用于在支持共享虚拟存储器的异构计算系统中的tlb关闭的方法和装置

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
SPARC V8处理器中存储管理单元的设计;肖建青;李红桥;张洵颖;龚龙庆;;科学技术与工程(第31期);全文 *

Also Published As

Publication number Publication date
DE102016124749A1 (de) 2017-12-14
EP3255550A1 (en) 2017-12-13
CN107480075B (zh) 2020-10-27
EP3255550B1 (en) 2019-04-03
DE202016008132U1 (de) 2017-04-24
CN112286839A (zh) 2021-01-29
JP6716645B2 (ja) 2020-07-01
DK3255550T3 (da) 2019-07-15
EP3502906B1 (en) 2021-06-16
JP6382924B2 (ja) 2018-08-29
CN107480075A (zh) 2017-12-15
DE102016124749B4 (de) 2023-08-10
GB2551226A (en) 2017-12-13
DK3502906T3 (da) 2021-08-30
EP3502906A1 (en) 2019-06-26
GB201621246D0 (en) 2017-01-25
JP2017220211A (ja) 2017-12-14
JP2018181378A (ja) 2018-11-15

Similar Documents

Publication Publication Date Title
US10977191B2 (en) TLB shootdowns for low overhead
US20240330199A1 (en) Secure memory access in a virtualized computing environment
US8380907B2 (en) Method, system and computer program product for providing filtering of GUEST2 quiesce requests
US9772962B2 (en) Memory sharing for direct memory access by a device assigned to a guest operating system
US9697024B2 (en) Interrupt management method, and computer implementing the interrupt management method
US11599379B1 (en) Methods and systems for tracking a virtual memory of a virtual machine
JP2011065650A (ja) ローカル物理メモリとリモート物理メモリとの間で共有されるバーチャルメモリのためのハードウェアサポートの提供
US11860792B2 (en) Memory access handling for peripheral component interconnect devices
US9471226B2 (en) Reverse copy on write for better cache utilization
US20170090964A1 (en) Post-copy virtual machine migration with assigned devices
US10341177B2 (en) Parallel computing system and migration method
CN112286839B (zh) 低开销的转换后备缓冲器下拉
KR20220001016A (ko) 게스트 운영체제에 입출력 메모리 관리 유닛 레지스터 복사본을 제공하는 방법
US20200110710A1 (en) Snoop invalidate filter for distributed memory management unit to reduce snoop invalidate latency
US11409551B2 (en) Emulating VPID correctly for a nested hypervisor
US9652296B1 (en) Efficient chained post-copy virtual machine migration
US12423132B2 (en) Efficient queue shadowing for virtual machines

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant