CN107480075B - 低开销的转换后备缓冲器下拉 - Google Patents

低开销的转换后备缓冲器下拉 Download PDF

Info

Publication number
CN107480075B
CN107480075B CN201611191432.0A CN201611191432A CN107480075B CN 107480075 B CN107480075 B CN 107480075B CN 201611191432 A CN201611191432 A CN 201611191432A CN 107480075 B CN107480075 B CN 107480075B
Authority
CN
China
Prior art keywords
processor
pull
down request
processor core
lookaside buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201611191432.0A
Other languages
English (en)
Chinese (zh)
Other versions
CN107480075A (zh
Inventor
埃里克·诺瑟普
本杰明·查尔斯·塞利布林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Google LLC
Original Assignee
Google LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Google LLC filed Critical Google LLC
Priority to CN202011089886.3A priority Critical patent/CN112286839B/zh
Publication of CN107480075A publication Critical patent/CN107480075A/zh
Application granted granted Critical
Publication of CN107480075B publication Critical patent/CN107480075B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10Address translation
    • G06F12/1027Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/455Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533Hypervisors; Virtual machine monitors
    • G06F9/45558Hypervisor-specific management and integration aspects
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/455Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533Hypervisors; Virtual machine monitors
    • G06F9/45558Hypervisor-specific management and integration aspects
    • G06F2009/45583Memory management, e.g. access or allocation
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/15Use in a specific computing environment
    • G06F2212/152Virtualized environment, e.g. logically partitioned system
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/68Details of translation look-aside buffer [TLB]
    • G06F2212/682Multiprocessor TLB consistency
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/68Details of translation look-aside buffer [TLB]
    • G06F2212/683Invalidation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN201611191432.0A 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉 Active CN107480075B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011089886.3A CN112286839B (zh) 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201662347495P 2016-06-08 2016-06-08
US62/347,495 2016-06-08
US201615293627A 2016-10-14 2016-10-14
US15/293,627 2016-10-14

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN202011089886.3A Division CN112286839B (zh) 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉

Publications (2)

Publication Number Publication Date
CN107480075A CN107480075A (zh) 2017-12-15
CN107480075B true CN107480075B (zh) 2020-10-27

Family

ID=57569990

Family Applications (2)

Application Number Title Priority Date Filing Date
CN202011089886.3A Active CN112286839B (zh) 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉
CN201611191432.0A Active CN107480075B (zh) 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN202011089886.3A Active CN112286839B (zh) 2016-06-08 2016-12-21 低开销的转换后备缓冲器下拉

Country Status (6)

Country Link
EP (2) EP3502906B1 (enExample)
JP (2) JP6382924B2 (enExample)
CN (2) CN112286839B (enExample)
DE (2) DE102016124749B4 (enExample)
DK (2) DK3502906T3 (enExample)
GB (1) GB2551226A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108710584B (zh) * 2018-05-22 2021-08-31 郑州云海信息技术有限公司 一种提高tlb刷新效率的方法
CN114595164B (zh) * 2022-05-09 2022-08-16 支付宝(杭州)信息技术有限公司 在虚拟化平台中管理tlb高速缓存的方法和装置
KR20250166880A (ko) * 2024-05-11 2025-11-28 양쯔 메모리 테크놀로지스 씨오., 엘티디. 메모리 시스템에서의 데이터 마이그레이션

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1728113A (zh) * 2004-07-30 2006-02-01 惠普开发有限公司 利用转换后备缓冲器选中的多处理器系统和方法
CN101398768A (zh) * 2008-10-28 2009-04-01 北京航空航天大学 一种分布式虚拟机监视器系统的构建方法
CN102262557A (zh) * 2010-05-25 2011-11-30 运软网络科技(上海)有限公司 通过总线架构构建虚拟机监控器的方法及性能服务框架
CN104919417A (zh) * 2012-12-29 2015-09-16 英特尔公司 用于在每线程的基础上跟踪tlb清除的装置和方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63286944A (ja) * 1987-05-20 1988-11-24 Hitachi Ltd アドレス変換バツフア無効化方式
JPH01109452A (ja) * 1987-10-22 1989-04-26 Fujitsu Ltd 変換索引バッファ情報の消去制御方式
JP2806778B2 (ja) * 1994-01-28 1998-09-30 甲府日本電気株式会社 変換索引バッファクリア命令処理方式
JP4361909B2 (ja) * 1995-03-20 2009-11-11 富士通株式会社 キャッシュコヒーレンス装置
US5906001A (en) * 1996-12-19 1999-05-18 Intel Corporation Method and apparatus for performing TLB shutdown operations in a multiprocessor system without invoking interrup handler routines
US20040117590A1 (en) * 2002-12-12 2004-06-17 International Business Machines Corp. Aliasing support for a data processing system having no system memory
US7073043B2 (en) * 2003-04-28 2006-07-04 International Business Machines Corporation Multiprocessor system supporting multiple outstanding TLBI operations per partition
US7188229B2 (en) * 2004-01-17 2007-03-06 Sun Microsystems, Inc. Method and apparatus for memory management in a multi-processor computer system
US7454590B2 (en) * 2005-09-09 2008-11-18 Sun Microsystems, Inc. Multithreaded processor having a source processor core to subsequently delay continued processing of demap operation until responses are received from each of remaining processor cores
JP4908017B2 (ja) * 2006-02-28 2012-04-04 富士通株式会社 Dmaデータ転送装置及びdmaデータ転送方法
US20120203831A1 (en) * 2011-02-03 2012-08-09 Kent Schoen Sponsored Stories Unit Creation from Organic Activity Stream
US9916257B2 (en) * 2011-07-26 2018-03-13 Intel Corporation Method and apparatus for TLB shoot-down in a heterogeneous computing system supporting shared virtual memory
WO2013147885A1 (en) * 2012-03-30 2013-10-03 Intel Corporation Apparatus and method for accelerating operations in a processor which uses shared virtual memory
US9411745B2 (en) * 2013-10-04 2016-08-09 Qualcomm Incorporated Multi-core heterogeneous system translation lookaside buffer coherency
US9619387B2 (en) * 2014-02-21 2017-04-11 Arm Limited Invalidating stored address translations
US9727480B2 (en) 2014-07-21 2017-08-08 Via Alliance Semiconductor Co., Ltd. Efficient address translation caching in a processor that supports a large number of different address spaces
JP6663108B2 (ja) * 2016-02-29 2020-03-11 富士通株式会社 物理演算処理装置、情報処理装置及び情報処理装置の制御方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1728113A (zh) * 2004-07-30 2006-02-01 惠普开发有限公司 利用转换后备缓冲器选中的多处理器系统和方法
CN101398768A (zh) * 2008-10-28 2009-04-01 北京航空航天大学 一种分布式虚拟机监视器系统的构建方法
CN102262557A (zh) * 2010-05-25 2011-11-30 运软网络科技(上海)有限公司 通过总线架构构建虚拟机监控器的方法及性能服务框架
CN104919417A (zh) * 2012-12-29 2015-09-16 英特尔公司 用于在每线程的基础上跟踪tlb清除的装置和方法

Also Published As

Publication number Publication date
DE102016124749A1 (de) 2017-12-14
JP2017220211A (ja) 2017-12-14
JP6716645B2 (ja) 2020-07-01
JP2018181378A (ja) 2018-11-15
GB201621246D0 (en) 2017-01-25
EP3255550A1 (en) 2017-12-13
CN112286839B (zh) 2024-05-10
EP3502906A1 (en) 2019-06-26
DE102016124749B4 (de) 2023-08-10
CN112286839A (zh) 2021-01-29
CN107480075A (zh) 2017-12-15
DK3255550T3 (da) 2019-07-15
EP3255550B1 (en) 2019-04-03
DK3502906T3 (da) 2021-08-30
DE202016008132U1 (de) 2017-04-24
EP3502906B1 (en) 2021-06-16
JP6382924B2 (ja) 2018-08-29
GB2551226A (en) 2017-12-13

Similar Documents

Publication Publication Date Title
US10977191B2 (en) TLB shootdowns for low overhead
US11487673B2 (en) Fault buffer for tracking page faults in unified virtual memory system
US9772962B2 (en) Memory sharing for direct memory access by a device assigned to a guest operating system
US10956189B2 (en) Methods for managing virtualized remote direct memory access devices
US10430221B2 (en) Post-copy virtual machine migration with assigned devices
US9471226B2 (en) Reverse copy on write for better cache utilization
CN107480075B (zh) 低开销的转换后备缓冲器下拉
US10341177B2 (en) Parallel computing system and migration method
US10824494B2 (en) Operation of a multi-slice processor implementing exception handling in a nested translation environment
US10120709B2 (en) Guest initiated atomic instructions for shared memory page host copy on write
CN104050093A (zh) 用于追踪统一虚拟存储器系统中的页面故障的故障缓冲区
US20200110710A1 (en) Snoop invalidate filter for distributed memory management unit to reduce snoop invalidate latency
CN104049904A (zh) 用于管理统一虚拟存储器的页面状态目录
US9652296B1 (en) Efficient chained post-copy virtual machine migration
US11409551B2 (en) Emulating VPID correctly for a nested hypervisor
CN104049903A (zh) 用于统一虚拟存储器系统的迁移方案

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: American California

Applicant after: Google limited liability company

Address before: American California

Applicant before: Google Inc.

CB02 Change of applicant information
GR01 Patent grant
GR01 Patent grant