CN111930655B - Solid state disk control device and method - Google Patents

Solid state disk control device and method Download PDF

Info

Publication number
CN111930655B
CN111930655B CN202010794667.9A CN202010794667A CN111930655B CN 111930655 B CN111930655 B CN 111930655B CN 202010794667 A CN202010794667 A CN 202010794667A CN 111930655 B CN111930655 B CN 111930655B
Authority
CN
China
Prior art keywords
signal
solid state
state disk
disk control
physical layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010794667.9A
Other languages
Chinese (zh)
Other versions
CN111930655A (en
Inventor
陈政宇
简志清
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hefei Peirui Microelectronics Co ltd
Original Assignee
Hefei Peirui Microelectronics Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hefei Peirui Microelectronics Co ltd filed Critical Hefei Peirui Microelectronics Co ltd
Priority to CN202010794667.9A priority Critical patent/CN111930655B/en
Publication of CN111930655A publication Critical patent/CN111930655A/en
Application granted granted Critical
Publication of CN111930655B publication Critical patent/CN111930655B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter

Abstract

The invention discloses a solid state disk control device and method, the control device includes: a multi-interface compatible physical layer circuit for generating a physical layer output signal according to the serial/deserialized receive signal; the input/output circuit is used for generating at least one terminal output signal according to the signal change of at least one terminal; and the processing circuit is used for enabling the operation mode of the solid state disk control device to be suitable for one of multiple interface types according to the physical layer output signal and/or the at least one terminal output signal.

Description

Solid state disk control device and method
The application is a divisional application of Chinese patent applications with application numbers of 201610395495.1, application dates of 2016, 6 months and 6 days, and the name of the invention of a solid state disk control device and method.
Technical Field
The present invention relates to an interface detection technology, and more particularly, to a solid state disk control device and method capable of detecting an interface type.
Background
The conventional solid state disk interface is a Serial Advanced Technology Attachment (SATA) interface. However, since the transmission speed of the SATA interface gradually fails to meet the requirement of high-speed transmission, some solid state disks instead use a Peripheral Component Interconnect Express (PCI-Express) interface.
To increase compatibility, some solid state disks can support SATA interfaces and PCI-Express interfaces, such solid state disks set a voltage level of a specific pin, so that a host can assign Configuration (Configuration) of a port connected to the solid state disk by detecting the voltage level of the pin, however, after the host completes Configuration of the port, if the operating mode of the solid state disk is changed from a first mode (e.g., SATA mode) to a second mode (e.g., PCI-Express mode) or another solid state disk is replaced with the solid state disk to support only the second mode, the host does not change Configuration accordingly, so that the solid state disk or the another solid state disk cannot be normally connected to the host. In another case, the solid state disk operates in a predetermined mode (e.g., the first or second mode) by setting the level of the pin, but a host connected to the solid state disk does not have a function of detecting the pin, and the host configures a port connected to the solid state disk to be incompatible with the predetermined mode, so that the solid state disk cannot be normally connected to the host.
Some of the prior art is described in the following documents:
(1)”PCI Express M.2Specification”,Revision 0.7,Version 1.0,November 27,2012,PP.150(pin 69PEDET)；
(2)“Serial ATA Revision 3.3”,Gold Revision,February 2,2016,PP.214(pin position 69[Config_1])&PP.215(Table 27)。
disclosure of Invention
In view of the problems of the prior art, an object of the present invention is to provide a solid state disk control apparatus and method, which can perform interface detection from the apparatus side, thereby improving the prior art.
The invention discloses a solid state disk control device, one embodiment of which comprises a multi-interface compatible physical layer circuit, an input/output circuit and a processing circuit. The multi-interface compatible physical layer circuit is used for generating a physical layer output signal according to the serial/deserializing receiving signal. The input-output circuit is used for generating at least one terminal output signal according to the signal change of at least one terminal. The processing circuit is used for enabling the operation mode of the solid state disk control device to be suitable for one of multiple interface types according to at least one of the physical layer output signal and the at least one terminal output signal.
The present invention further discloses a solid state disk control method executed by a solid state disk control device, wherein an embodiment of the control method makes the solid state disk control device compatible with a plurality of interface types, and comprises the following steps: generating a physical layer output signal according to the received signal; generating at least one terminal output signal according to the signal change of at least one terminal; and enabling the operation mode of the solid state disk control device to be suitable for one of the plurality of interface types according to at least one of the physical layer output signal and the at least one terminal output signal.
The features, operation and function of the present invention will be described in detail with reference to the drawings.
Drawings
FIG. 1 is a schematic diagram of one embodiment of a solid state drive control apparatus of the present invention;
FIG. 2 is a schematic diagram of the present invention for detecting SerDes received signals that conform to the PCI-Express specification;
FIG. 3 is a diagram of detecting a SerDes received signal that conforms to the SATA specification in accordance with the present invention;
FIG. 4 is a schematic diagram of another embodiment of a solid state drive control apparatus of the present invention;
FIG. 5 is a waveform diagram of a terminal output signal conforming to the PCI-Express specification; and
fig. 6 is a flowchart of an embodiment of a solid state disk control method of the present invention.
Detailed Description
The following description is made with reference to the common usage in the art, and if the present specification explains or defines a part of the terms, the explanation of the part of the terms is based on the explanation or definition in the present specification.
The present disclosure includes solid state drive control devices and methods, some of which individually may be known components, and the details of which are omitted from the following description without affecting the requirements of the disclosure and the feasibility of implementation. In addition, the method of the present invention may be implemented in software and/or firmware, and may be implemented by the apparatus of the present invention or an equivalent apparatus.
Please refer to fig. 1, which is a schematic diagram of a Solid State Drive (SSD) Controller according to an embodiment of the invention. The solid state disk control apparatus 100 of fig. 1 is compatible with a plurality of interface types, and therefore includes a Physical Layer (Physical Layer) and a Protocol Layer (Protocol Layer) of the plurality of interface types, the Protocol Layer is a Layer above the Physical Layer, such as a Data Link Layer (Data Link Layer), a Data processing Layer (Data Transaction Layer), and the like, and the plurality of interface types are, for example only, a Peripheral Component Interconnect Express (PCI-Express) interface, a Serial Advanced Technology Attachment (SATA) interface, and the like, and are not intended to limit the scope of the present invention.
As shown in fig. 1, the solid state disk control apparatus 100 includes: a Multi-Interface Compatible Physical Layer (MIC-PHY) circuit 110; an Input/Output (I/O) circuit 120; a Processing Circuit (Processing Circuit) 130; and a Media Access Control (MAC) circuit 140.
Referring to fig. 1, the multi-interface-compatible phy circuit 110 includes a phy layer of the aforementioned multiple interface types for generating a phy output signal according to a received signal, in this embodiment, the received signal is a seradizer/Deserializer (SerDes) received signal, since SerDes is a conventional technique in the art, a single-ended bus signal with a large bit width can be compressed into one or more differential signals, and the frequency of the one or more differential signals is higher than that of the single-ended bus signal, the SerDes received signal has a specific meaning for those skilled in the art, and is not an arbitrary signal, however, the present invention is not limited to SerDes received signals.
Referring to fig. 1, the input/output circuit 120 is used for generating at least one terminal output signal according to a signal variation of at least one terminal (or at least one pin), in this embodiment, the number of the at least one terminal is equal to the signal of the at least one terminal output signal, that is, different terminal output signals are transmitted through different terminals; in addition, the at least one terminal output signal does not pass through the phy layer circuit 110 in this embodiment, in other words, the solid state disk control apparatus 100 receives the at least one terminal output signal and the SerDes receiving signal through different pins respectively.
Referring to fig. 1, the processing circuit 130 is, for example, a microprocessor (or an equivalent circuit thereof) for adapting the operation mode of the solid state disk control apparatus 100 to one of the plurality of interface types according to at least one of the physical layer output signal and the at least one terminal output signal (i.e. according to the physical layer output signal and/or the at least one terminal output signal). Details of the operation of the processing circuit 130 are described below.
Referring to fig. 1, a mac circuit 140, coupled to the phy circuit 110 and the processing circuit 130, is required for the solid state drive control apparatus 100, but is not directly related to the implementation of the present invention.
As mentioned above, in one embodiment, the processing circuit 130 may determine the operation mode of the solid state disk control apparatus 100 according to the physical layer output signal. For example, if a host assigns a port connected to the solid state disk control device 100 as a port of the SATA or PCI-Express interface, the solid state disk control device 100 can determine the mode of operation by detecting the characteristics of the signal from the host to distinguish the state of the port because the characteristics of the transmission signal of the SATA interface in the connection setup phase are different from the characteristics of the transmission signal of the PCI-Express interface in the connection setup phase. Specifically, if the host transmits a SerDes signal conforming to the PCI-Express specification during the connection setup phase, the SerDes signal is an In-Band (In-Band) signal with a frequency conforming to the specification, such as a Training Sequence (Training Sequence) with a frequency of 2.5GHz, as shown In fig. 2. Therefore, the phy layer circuit 110 will generate the phy layer output signal according to the in-band signal, so that the processing circuit 130 can determine that the phy layer output signal meets the PCI-Express specification by at least one of the means of comparing the signal frequency, detecting the level variation, detecting the level average value, and the like; if the host transmits a SerDes signal conforming to the SATA specification during the connection establishment phase, the SerDes signal is an Out-of-Band (OOB) signal having a frequency lower than the specification definition, such as a COMRESET, COMINIT or COMWAKE signal having a low frequency, as shown in FIG. 3. Therefore, the phy layer circuit 110 includes a low frequency signal detection circuit (LFD)410, as shown in fig. 4, for generating the phy layer output signal according to the out-of-band signal, so that the processing circuit 130 can determine that the phy layer output signal conforms to the SATA specification. Note that the frequency of the in-band signal is generally higher than 1GHz (e.g., several GHz), and the frequency of the out-of-band signal is generally lower than 1GHz (e.g., several hundreds of KHz to several MHz). It should be noted that the solid state disk control apparatus 100 also sends a signal to the host, but this operation is not related to the technical features of the present embodiment, and therefore the details are omitted here.
In another embodiment, the processing circuit 130 may determine the operation mode of the solid state disk control apparatus 100 according to the at least one terminal output signal. For example, if a host designates a port connected to the solid state disk control device 100 as a port of an SATA or PCI-Express interface, since the SATA interface does not need to transmit the at least one terminal output signal and the PCI-Express interface needs to transmit the signal, the SATA interface does not have a change in the at least one terminal output signal and the PCI-Express interface has a specific change in the at least one terminal output signal, so that the solid state disk control device 100 can receive and detect the signal from the host through the at least one terminal to distinguish the state of the port, and further determine the mode of operation. In detail, when the at least one terminal output signal conforms to the PCI-Express specification, the at least one terminal output signal is for example at least one frequency Band edge (Side Band) signal, which includes at least one of a reset signal (PERST #), a WAKE-up signal (WAKE #), a clock request signal (CLKRREQ #) and a reference clock signal (REFCLK), wherein the symbol "#" represents a low enable (i.e. a low level of a signal corresponds to an enable state), and after the solid state disk control apparatus 100 is connected to a host, the waveforms of the reset signal, the wake-up signal, the clock request signal and the reference clock signal are shown in fig. 5, and accordingly, the processing circuit 130 can determine that the port is assigned as the port of the PCI-Express interface according to the at least one terminal output signal by at least one of signal frequency comparison, level variation detection, level average value detection and the like; if the port is assigned as the SATA port, the waveform of the at least one terminal output signal does not change, and the processing circuit 130 can determine that the at least one terminal output signal does not conform to the PCI-Express specification, thereby determining that the solid state disk control apparatus 100 should operate in the SATA mode.
Referring to fig. 5, in one embodiment, the processing circuit 130 detects whether the level of the reset signal is pulled high (pulled high), and then detects whether the level of the reset signal is pulled low and asserted (asserted), so as to determine that the at least one terminal output signal meets the PCI-Express specification if the detection result is yes, or determine that the at least one terminal output signal does not meet the PCI-Express specification if the detection result is no. In another embodiment, the processing circuit 130 detects whether the level of the clock request signal is pulled up and then detects whether the level of the clock request signal is pulled down and asserted by the solid state disk control device, so as to determine that the at least one terminal output signal meets the PCI-Express specification if the detection result is yes or determine that the at least one terminal output signal does not meet the PCI-Express specification if the detection result is no. In another embodiment, the processing circuit 130 detects a level change of the clock request signal and detects the presence or absence of the reference clock signal, so as to determine that the at least one terminal output signal conforms to the PCI-Express specification when the level change and the presence of the clock are detected, in this embodiment, the solid state disk control device 100 includes a clock generating circuit (not shown) for generating an operation clock according to the reference clock signal (e.g., a 100MHz clock signal) from a host for the solid state disk control device 100 to operate in the PCI-Express mode, and it is noted that the SATA specification employs an embedded clock signal without the above-mentioned independent reference clock signal. In another embodiment, the processing circuit 130 detects whether the level of at least one of the reset signal, the wake-up signal and the clock request signal is pulled high, so as to determine that the at least one terminal output signal meets the PCI-Express specification if the detection result is yes, or determine that the at least one terminal output signal does not meet the PCI-Express specification if the detection result is no.
In addition to the solid state disk control device 100, the present disclosure further includes a solid state disk control method executed by the solid state disk control device 100 of the present disclosure or an equivalent device thereof. One embodiment of the control method is shown in fig. 6, which enables a solid state disk control device to be compatible with a plurality of interface types, and comprises the following steps:
step S610: generating a physical layer output signal according to the received signal. This step may be performed by the multi-interface compatible physical layer circuit 110 of fig. 1 or its equivalent.
Step S620: generating at least one terminal output signal according to the signal change of at least one terminal. This step may be performed by the input-output circuit 120 of fig. 1 or its equivalent.
Step S630: and enabling the operation mode of the solid state disk control device to be suitable for one of the plurality of interface types according to at least one of the physical layer output signal and the at least one terminal output signal.
Since those skilled in the art can deduce details and variations of the embodiments of the method based on the disclosure of the apparatus disclosed in the present application, and more particularly, technical features of the embodiments of the apparatus can be reasonably applied to the embodiments of the method, repeated and redundant descriptions are omitted herein without affecting the disclosure and the feasibility of the embodiments of the method. It should be noted that although the embodiments of the present disclosure mostly use the SATA interface and the PCI-Express interface as examples, those skilled in the art can derive the solid state disk control apparatus and method supporting more interfaces or other interfaces according to the disclosure and specifications of other interfaces, and all such modifications are within the scope of the present disclosure.
In summary, the apparatus and method of the present invention can perform interface detection from the apparatus side, which can avoid the problems of the prior art, and have the characteristics of low implementation cost and high applicability.
Although the embodiments of the present invention have been described above, these embodiments are not intended to limit the present invention, and those skilled in the art can make variations on the technical features of the present invention according to the explicit or implicit contents of the present invention, and all such variations may fall within the scope of the patent protection sought by the present invention.
[ notation ] to show
100 solid state disk control device (SSD Controller)
110 multi-interface compatible physical layer circuit (MIC-PHY)
120 input/output circuit (I/O)
130 Processing Circuit (Processing Circuit)
140 media access control circuit (MAC)
Host
SSD Controller solid state disk control device
Training Sequence
COMRESET, COMWAKE SATA signal
410 Low frequency signal detecting circuit (LFD)
PERST # RESET signal
WAKE # WAKE SIGNAL
CLKRREQ # clock request signal
REFCLK reference clock signal
S610 to S630.

Claims (7)

1. A solid state disk control device compatible with a plurality of interface types for coupling with a host, comprising:
a multi-interface compatible physical layer circuit for receiving the serial/deserialized receive signal from the host and generating a physical layer output signal according to the serial/deserialized receive signal;
and
the processing circuit is used for enabling the operation mode of the solid state disk control device to be suitable for one of the multiple interface types according to the physical layer output signal;
wherein the serializer/deserializer receive signal comprises one of an in-band signal and an out-of-band signal, the in-band signal conforms to the peripheral component interconnect express specification, the out-of-band signal conforms to the serial advanced technology attachment specification, the in-band signal has a frequency higher than 1GHz, the out-of-band signal has a frequency lower than 1GHz, and the processing circuit determines whether the physical layer output signal conforms to the peripheral component interconnect express specification or the serial advanced technology attachment specification by comparing the frequency of the physical layer output signal.
2. The solid state disk control device of claim 1, wherein the plurality of interface types includes peripheral component interconnect Express (PCI-Express) and Serial Advanced Technology Attachment (SATA).
3. The apparatus of claim 1, wherein the multi-interface compatible phy circuit comprises a low frequency signal detection circuit for detecting whether the serial/deserialized receive signal comprises an out-of-band signal.
4. The solid state drive control apparatus of claim 3, wherein the out-of-band signal is at least one of a COMRESET, a COMINIT, and a COMWAKE signal.
5. A solid state disk control method is executed by a solid state disk control device, the solid state disk control device is compatible with a plurality of interface types and is used for being coupled with a host, and the method comprises the following steps:
receiving a serial/deserialized receive signal from the host; wherein the serializer/deserializer receive signal comprises one of an in-band signal and an out-of-band signal, the in-band signal conforming to a peripheral component interconnect express specification, the out-of-band signal conforming to a serial advanced technology attachment specification, the in-band signal having a frequency greater than 1GHz, the out-of-band signal having a frequency less than 1 GHz;
generating a physical layer output signal according to the deserializing receiving signal; wherein the physical layer output signal is judged to be in accordance with the peripheral component interconnect express specification or the Serial advanced technology attachment specification by comparing the frequency of the physical layer output signal; and
and outputting a signal according to the physical layer to enable the operation mode of the solid state disk control device to be suitable for one of the plurality of interface types.
6. The method of claim 5, wherein the plurality of interface types comprise peripheral component interconnect Express (PCI-Express) and Serial Advanced Technology Attachment (SATA).
7. The solid state disk control method of claim 5, wherein the out-of-band signal is at least one of COMRESET, COMINIT, COMWAKE signals.
CN202010794667.9A 2016-06-06 2016-06-06 Solid state disk control device and method Active CN111930655B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010794667.9A CN111930655B (en) 2016-06-06 2016-06-06 Solid state disk control device and method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202010794667.9A CN111930655B (en) 2016-06-06 2016-06-06 Solid state disk control device and method
CN201610395495.1A CN107463521B (en) 2016-06-06 2016-06-06 Solid state disk control device and method

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201610395495.1A Division CN107463521B (en) 2016-06-06 2016-06-06 Solid state disk control device and method

Publications (2)

Publication Number Publication Date
CN111930655A CN111930655A (en) 2020-11-13
CN111930655B true CN111930655B (en) 2022-01-21

Family

ID=60545599

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201610395495.1A Active CN107463521B (en) 2016-06-06 2016-06-06 Solid state disk control device and method
CN202010794667.9A Active CN111930655B (en) 2016-06-06 2016-06-06 Solid state disk control device and method

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201610395495.1A Active CN107463521B (en) 2016-06-06 2016-06-06 Solid state disk control device and method

Country Status (1)

Country Link
CN (2) CN107463521B (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1892624A (en) * 2005-07-04 2007-01-10 联发科技股份有限公司 Signal generating circuit and related method for activating physical channel between host and peripheral device
CN1959588A (en) * 2005-11-03 2007-05-09 联发科技股份有限公司 Signal generating system capable of generating a validation signal and related method thereof
CN102073457A (en) * 2009-11-20 2011-05-25 智微科技股份有限公司 Storage control method for computer system and relevant storage control device thereof
CN103383663A (en) * 2012-05-04 2013-11-06 群联电子股份有限公司 System operating method, memory controller and memory
CN103984638A (en) * 2013-02-12 2014-08-13 Lsi股份有限公司 Chained, scalable storage devices
US8943234B1 (en) * 2013-08-05 2015-01-27 Lsi Corporation Multi-protocol storage controller
CN104871508A (en) * 2012-12-21 2015-08-26 Ati科技无限责任公司 Configurable communications controller
CN105230036A (en) * 2013-03-15 2016-01-06 凯萨股份有限公司 Be suitable for physical layer and the virtualize physical layer of EHF contactless communication
CN105335326A (en) * 2015-10-10 2016-02-17 广州慧睿思通信息科技有限公司 PCIE-SATA interface array device based on FPGA

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7376147B2 (en) * 2003-12-18 2008-05-20 Intel Corporation Adaptor supporting different protocols
CN201153336Y (en) * 2007-10-31 2008-11-19 佛山市顺德区顺达电脑厂有限公司 Control circuit of hard disk drive operating status indicating lamp
US7970978B2 (en) * 2008-05-27 2011-06-28 Initio Corporation SSD with SATA and USB interfaces
JP5226722B2 (en) * 2010-03-26 2013-07-03 株式会社バッファロー Storage device
WO2013028827A1 (en) * 2011-08-24 2013-02-28 Rambus Inc. Methods and systems for mapping a peripheral function onto a legacy memory interface
KR20150009295A (en) * 2013-07-16 2015-01-26 삼성전자주식회사 Nonvolatile memory device and device sleep state control method thereof
US9460042B2 (en) * 2013-09-03 2016-10-04 Hewlett Packard Enterprise Development Lp Backplane controller to arbitrate multiplexing of communication
CN104516802A (en) * 2015-01-08 2015-04-15 浪潮(北京)电子信息产业有限公司 Method and system for indicating statuses of different types of hard disks

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1892624A (en) * 2005-07-04 2007-01-10 联发科技股份有限公司 Signal generating circuit and related method for activating physical channel between host and peripheral device
CN1959588A (en) * 2005-11-03 2007-05-09 联发科技股份有限公司 Signal generating system capable of generating a validation signal and related method thereof
CN102073457A (en) * 2009-11-20 2011-05-25 智微科技股份有限公司 Storage control method for computer system and relevant storage control device thereof
CN103383663A (en) * 2012-05-04 2013-11-06 群联电子股份有限公司 System operating method, memory controller and memory
CN104871508A (en) * 2012-12-21 2015-08-26 Ati科技无限责任公司 Configurable communications controller
CN103984638A (en) * 2013-02-12 2014-08-13 Lsi股份有限公司 Chained, scalable storage devices
CN105230036A (en) * 2013-03-15 2016-01-06 凯萨股份有限公司 Be suitable for physical layer and the virtualize physical layer of EHF contactless communication
US8943234B1 (en) * 2013-08-05 2015-01-27 Lsi Corporation Multi-protocol storage controller
CN105335326A (en) * 2015-10-10 2016-02-17 广州慧睿思通信息科技有限公司 PCIE-SATA interface array device based on FPGA

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"Design of an Open-Source Sata Core for Virtex-4 FPGAs";Cory Gorman;《Masters Theses 1911》;20140228;第1-89页 *
"Multi-Processor Parallel System Based on High-Speed Serial Transceiver";Xiao-yun Huang等;《2010 Second International Workshop on Education Technology and Computer Science》;20100506;第178-181页 *

Also Published As

Publication number Publication date
CN107463521A (en) 2017-12-12
CN111930655A (en) 2020-11-13
CN107463521B (en) 2020-09-01

Similar Documents

Publication Publication Date Title
US10817437B2 (en) Solid state drive control device and method
US9747237B2 (en) Methods and apparatus for reliable detection and enumeration of devices
CN107423169B (en) Method and system for testing high speed peripheral device interconnection equipment
US9575552B2 (en) Device, method and system for operation of a low power PHY with a PCIe protocol stack
US20160224493A1 (en) Universal serial bus (usb) kvm switch using virtual usb for switching among multiple hosts
EP3035171A1 (en) Apparatus, system and method for communication of touch sensor information
CN112041827B (en) Automatic USB host detection and port configuration method and device
CN110647486B (en) PCIe link training method, end equipment and communication system
CN107145198B (en) Method for improving compatibility of server to hard disk and mainboard thereof
US8583966B2 (en) Methods and structure for debugging DDR memory of a storage controller
CN111930655B (en) Solid state disk control device and method
CN102841838B (en) Device, system and method for automatically detecting inter-integrated circuit (I2C) and SGPIO (serious general-purpose input/output)
TWI741417B (en) Method and device of real time monitoring the connection status of i2c devices
US10860513B1 (en) I3C hub promoting backward compatibility with I2C
US10909047B2 (en) Flash memory control device capable of detecting type of interface and method thereof
US7457904B2 (en) Methods and systems for a reference clock
US11334506B2 (en) Interface connection device, system and method thereof
US8380911B2 (en) Peripheral device, program and methods for responding to a warm reboot condition
CN117009162B (en) Method for identifying hard disk by using triple-mode RAID card chip
US20150095540A1 (en) External device and a transmission system and the method of the heterogeneous device
US20220283978A1 (en) Data transmission system, data transmission apparatus and data transmission method thereof
CN115730356A (en) Electronic device and device ID setting method
CN115114203A (en) Circuit and method for realizing data bus polling avoidance of PCIE _ RST rising edge
TW202403492A (en) Clock multiplexer device, controller, and storage device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant