CN111901027B - Four-in four-out differential multiplexing beam forming network - Google Patents
Four-in four-out differential multiplexing beam forming network Download PDFInfo
- Publication number
- CN111901027B CN111901027B CN202010686747.2A CN202010686747A CN111901027B CN 111901027 B CN111901027 B CN 111901027B CN 202010686747 A CN202010686747 A CN 202010686747A CN 111901027 B CN111901027 B CN 111901027B
- Authority
- CN
- China
- Prior art keywords
- differential
- port
- true delay
- passive
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000872 buffer Substances 0.000 claims abstract description 70
- 101150041689 SLC25A5 gene Proteins 0.000 claims description 8
- 101150092978 Slc25a4 gene Proteins 0.000 claims description 6
- 230000005540 biological transmission Effects 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 5
- 238000004088 simulation Methods 0.000 description 5
- 238000003786 synthesis reaction Methods 0.000 description 5
- 230000001934 delay Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 206010033546 Pallor Diseases 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000001427 coherent effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B7/00—Radio transmission systems, i.e. using radiation field
- H04B7/02—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas
- H04B7/04—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
- H04B7/08—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station
- H04B7/0837—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the receiving station using pre-detection combining
- H04B7/0842—Weighted combining
- H04B7/086—Weighted combining using weights depending on external parameters, e.g. direction of arrival [DOA], predetermined weights or beamforming
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Variable-Direction Aerials And Aerial Arrays (AREA)
Abstract
The invention relates to a four-in four-out differential multiplexing beam forming network which is composed of four modules, namely a differential low noise amplifier, a differential passive true delay unit, a differential active true delay unit and a differential buffer. The four differential low noise amplifiers are used as the first stage of the network and are respectively connected behind four antennas Ant 1-Ant 4; the differential buffer 1 and the differential buffer 2 are sequentially cascaded; and a fourth differential passive true delay 2 tau unit, a fifth differential passive true delay 2 tau unit and a sixth differential passive true delay 2 tau unit are cascaded.
Description
Technical Field
The invention relates to the technical field of radio frequency integrated circuits, in particular to a beam forming network, which can simultaneously realize the synthesis of input signals in four directions and the transmission of output signals in four directions.
Background
With the development of wireless communication, the beam forming technology is widely applied to the fields of sonar, radio astronomical telescope, radar and the like as an important ring of radio frequency receiving technology. The beam forming technology is mainly used for receiving ports at the front end of radio frequency, and is essentially used for carrying out coherent superposition on signals of each receiving port by using delay differences among different transmission paths through a beam forming network to form beam signals in an appointed direction so as to obtain the maximum output power, inhibit interference signals and improve the signal quality.
Common beam forming networks are designed by analog beam forming, digital beam forming and hybrid beam forming. Analog beamforming has gained much attention in large antenna arrays due to its advantages of low complexity, low power consumption, and low cost. SKA has higher requirements on a beam synthesis network of a medium-frequency and low-frequency array as a largest radio telescope built in the world, and needs to complete a four-input and four-output beam synthesis function under the condition of lowest power consumption and smallest area as possible and inhibit the influence of noise.
The traditional analog beam forming network is based on a single true delay unit structure and mainly comprises a traditional link structure, a Blass structure, a path sharing structure and an improved path sharing structure. The traditional link structure is generally realized by an active true delay unit, and the Blass structure and the two path sharing structures can only be realized by a passive true delay unit due to the bidirectional transmission property. In order to directly interface with the differential antenna and reduce noise, a fully differential beam forming network needs to be designed. However, the differential network based on the passive real time delay unit has too large chip area due to too many inductors; in the network based on the active real delay unit, the power consumption of the chip is too high due to the unidirectional property and the large number of required delays. Therefore, the above structure cannot realize a good beam forming function on the basis of low power consumption, low complexity, and small area.
Disclosure of Invention
The invention aims to solve the technical problem of providing a differential multiplexing beam forming network working at 0.5-1.5 GHz, and the two independent delay units, namely a differential active true delay unit and a differential passive true delay unit, are combined to form stable delay difference between different transmission paths, thereby realizing the four-input four-output beam forming function, reducing the power consumption and the circuit complexity, reducing the occupied area of a chip and meeting the requirements of a large-scale antenna array on the beam forming network. The technical scheme is as follows:
a four-in four-out differential multiplexing beam synthesis network is composed of four modules, namely a differential low noise amplifier, a differential passive true delay unit, a differential active true delay unit and a differential buffer. Wherein,
the four differential low noise amplifiers are used as the first stage of the network and are respectively connected behind four antennas Ant 1-Ant 4, and the output port of the differential low noise amplifier at Ant1 is connected with the input port of the differential buffer 3 and the first port of the fourth differential passive true delay 2 tau unit; an output port of the differential low noise amplifier at Ant2 is connected with an input port of the first differential active true delay 3 tau unit and a first port of the first differential passive true delay 2 tau unit; an output port of the differential low noise amplifier at Ant3 is connected with an input port of the second differential active true delay 3 tau unit and a second port of the sixth differential passive true delay 2 tau unit; the output port of the differential low noise amplifier at Ant4 is connected with the input port of the differential buffer 7 and the second port of the third differential passive true delay 2 τ unit;
the differential buffer 1 and the differential buffer 2 are sequentially cascaded, and the output port is connected in front of the output port 1; the differential buffer 3 and the differential buffer 4 are sequentially cascaded, and the output port is connected in front of the output port 2; the differential buffer 5 and the differential buffer 6 are sequentially cascaded, and the output port is connected in front of the output port 3; the differential buffer 7 and the differential buffer 8 are sequentially cascaded, and the output port is connected in front of the output port 4;
a first differential passive true delay 2 tau unit, a second differential passive true delay 2 tau unit and a third differential passive true delay 2 tau unit are cascaded, wherein a first port of the first differential passive true delay 2 tau unit is connected with an output port of a differential low noise amplifier at Ant2 and an input port of a first differential active true delay 3 tau unit, and a second port of the third differential passive true delay 2 tau unit is connected with an output port of a differential low noise amplifier at Ant4 and an input port of a differential buffer 7; a fourth differential passive true delay 2 tau unit, a fifth differential passive true delay 2 tau unit and a sixth differential passive true delay 2 tau unit are cascaded, wherein a first port of the fourth differential passive true delay 2 tau unit is connected with an output port of a differential low noise amplifier at Ant1 and an input port of a differential buffer 3, and a second port of the sixth differential passive true delay 2 tau unit is connected with an output port of a differential low noise amplifier at Ant3 and an input port of a second differential active true delay 3 tau unit;
the input port of the first differential active true delay 3 tau unit is connected with the output port of the differential low noise amplifier at Ant2 and the first port of the first differential passive true delay 2 tau unit, and the output port thereof is connected with the output port of the differential buffer 3 and the input port of the differential buffer 4; the input port of the second differential active true delay 3 tau unit is connected with the output port of the differential low noise amplifier at Ant3 and the second port of the sixth differential passive true delay 2 tau unit, and the output port thereof is connected with the output port of the differential buffer 7 and the input port of the differential buffer 8;
an input port of the first differential active true delay tau unit is connected with a second port of the first differential passive true delay 2 tau unit and a first port of the second differential passive true delay 2 tau unit, and an output port of the first differential active true delay tau unit is connected with an output port of the differential buffer 1 and an input port of the differential buffer 2; an input port of the second differential active true delay τ unit is connected to the second port of the fifth differential passive true delay 2 τ unit and the first port of the differential sixth passive true delay 2 τ unit, and an output port thereof is connected to an output port of the differential buffer 5 and an input port of the differential buffer 6.
Drawings
Fig. 1 is a block diagram of a novel four-in four-out differential multiplexing beamforming network of the present invention.
Fig. 2 is a common architecture of an analog beamforming network.
Fig. 3 is a schematic diagram of the various modules of the differential multiplexed beamforming network of the present invention.
Fig. 4 is a diagram simulation result of the differential multiplexed beam forming network of the present invention.
Detailed Description
In order to make the technical problems, technical solutions and advantages of the present invention more apparent, the following detailed description is given with reference to the accompanying drawings and specific embodiments.
As shown in fig. 1, four differential low noise amplifiers are connected as the first stage of the network to the four antennas Ant1 to Ant4, and suppress interference and noise, thereby amplifying the received input signal.
In order to compensate for the gain loss of the delay network, perform output impedance matching, and perform signal isolation, eight differential buffers need to be cascaded two by two and connected before the output ports 1, 2, 3, and 4. As shown in fig. 1, the differential buffer 1 and the differential buffer 2 are cascaded in sequence, and the output port is connected before the output port 1; the differential buffer 3 and the differential buffer 4 are sequentially cascaded, and the output port is connected in front of the output port 2; the differential buffer 5 and the differential buffer 6 are sequentially cascaded, and the output port is connected in front of the output port 3; the differential buffer 7 and the differential buffer 8 are cascaded in sequence, with the output port preceding the output port 4.
In order to construct a delay network and realize stable delay difference between different transmission paths, the differential passive true delay unit and the differential active true delay unit need to be connected specifically. As shown in fig. 1, the connection of each real delay unit is as follows:
the differential passive true delay units are cascaded in a mode of 2 tau.1-2 tau.3, a first port of the mode of 2 tau.1 is connected with an output port of the differential low noise amplifier at Ant2 and an input port of the differential active true delay unit 3 tau.1, and a second port of the mode of 2 tau.3 is connected with an output port of the differential low noise amplifier at Ant4 and an input port of the differential buffer 7; the differential passive true delay units 2 tau.4-2 tau.6 are cascaded, the first port of 2 tau.4 is connected with the output port of the differential low noise amplifier at Ant1 and the input port of the differential buffer 3, and the second port of 2 tau.6 is connected with the output port of the differential low noise amplifier at Ant3 and the input port of the differential active true delay unit 3 tau.2.
The input port of the differential active true delay unit 3 tau.1 is connected with the output port of the differential low noise amplifier at Ant2 and the first port of the differential passive true delay unit 2 tau.1, and the output port thereof is connected with the output port of the differential buffer 3 and the input port of the differential buffer 4; the input port of the differential active true delay unit 3 τ.2 is connected to the output port of the differential low noise amplifier at Ant3 and the second port of the differential passive true delay unit 2 τ.6, and the output ports thereof are connected to the output port of the differential buffer 7 and the input port of the differential buffer 8. An input port of the differential active true delay unit tau.1 is connected with a second port of the differential passive true delay unit 2 tau.1 and a first port of the differential passive true delay unit 2 tau.2, and an output port of the differential active true delay unit is connected with an output port of the differential buffer 1 and an input port of the differential buffer 2; the input port of the differential active true delay unit τ.2 is connected to the second port of the differential passive true delay unit 2 τ.5 and the first port of the differential passive true delay unit 2 τ.6, and the output port thereof is connected to the output port of the differential buffer 5 and the input port of the differential buffer 6.
The delay values from each input port to each output port of the differential multiplexing beam forming network of the present invention are shown in table 1, and four-in and four-out can be realized. As can be seen from fig. 1, the total number of delays of the required network is only 20 τ in τ.
Fig. 2 shows a common architecture of an analog beamforming network, where (a) is a conventional link structure, (b) is a glass structure, (c) is a path sharing structure, and (d) is an improved path sharing structure, which can be calculated to minimize the number of delays required by the improved path sharing structure on which the present invention is based.
Fig. 3 is a specific circuit of the differential low noise amplifier, the differential passive true delay unit, the differential active true delay unit and the differential buffer employed in the present invention. The invention adopts HHNEC CMOS 0.18um technology and utilizes Cadence RF spectrum to carry out design and simulation.
Table 2 shows the comparison between the post-simulation results of the main parameters of the differential multiplexing beamforming network of the present invention and the domestic and foreign literature. It can be seen that the present invention has both area and power consumption advantages.
Fig. 4 is a simulation result of the pattern of the differential multiplexing beam forming network of the present invention, and it can be seen that the directivity is increased as the frequency is increased.
Compared with the prior art, the technical scheme of the invention has the beneficial effects that:
(1) the invention combines the differential passive true delay unit and the differential active true delay unit, breaks through the traditional beam forming network based on a single delay structure, and provides a new design method.
(2) The beam forming network designed by the invention reduces the number of buffers and the area of a chip compared with a single passive true delay network on the basis of realizing a differential structure; compared with a single active real time delay network, the power consumption is reduced, and bidirectional transmission is realized.
(3) The beam forming network designed by the invention has the advantages that when the four-input four-output is realized, the required delay number is lower than that of other structures, the circuit complexity is effectively reduced, and the requirements of a large array on low power consumption, small area and low complexity of the beam forming network can be met.
TABLE 1
TABLE 2
Estimated according to simulation curve and calculated according to delay RMS value
[1] A design of a novel path sharing real time delay beam synthesis structure [ J ]. the university of Beijing aerospace, 2019,45(6): 1266-.
[2] Letai an, zhang, forest establishment beacon, etc. a low complexity beamformer design based on active real time delay [ J ]. the university of Nanjing journal (Nature science), 2019,55(05): 750-.
[3]HE L,LI W,LI N,et al.An all-pass true time delay circuit for wideband phased array application[C]//2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology.Guilin:IEEE,2014:1-3.
LI W Y,WANG W,CHEN Y.A 0.5-3GHz true-time-delay phase shifter for multi-antenna systems[C]//2017 IEEE 2nd Advanced Information Technology,Electronic and Automation Control Conference.Chongqing:IEEE,2017:506-509。
Claims (1)
1. A four-in four-out differential multiplexing beam forming network circuit comprises a differential low noise amplifier, a differential passive true delay unit, a differential active true delay unit and a differential buffer,
the four differential low noise amplifiers are used as the first stage of the network and are respectively connected behind four antennas Ant 1-Ant 4, and the output port of the differential low noise amplifier at Ant1 is connected with the input port of the differential buffer 3 and the first port of the fourth differential passive true delay 2 tau unit; an output port of the differential low noise amplifier at Ant2 is connected with an input port of the first differential active true delay 3 tau unit and a first port of the first differential passive true delay 2 tau unit; an output port of the differential low noise amplifier at Ant3 is connected with an input port of the second differential active true delay 3 tau unit and a second port of the sixth differential passive true delay 2 tau unit; the output port of the differential low noise amplifier at Ant4 is connected with the input port of the differential buffer 7 and the second port of the third differential passive true delay 2 τ unit;
the differential buffer 1 and the differential buffer 2 are sequentially cascaded, and the output port of the differential buffer 2 is connected in front of the output port 1; the differential buffer 3 and the differential buffer 4 are sequentially cascaded, and the output port of the differential buffer 4 is connected in front of the output port 2; the differential buffer 5 and the differential buffer 6 are sequentially cascaded, and the output port of the differential buffer 6 is connected in front of the output port 3; the differential buffer 7 and the differential buffer 8 are sequentially cascaded, and the output port of the differential buffer 8 is connected in front of the output port 4;
a first differential passive true delay 2 tau unit, a second differential passive true delay 2 tau unit and a third differential passive true delay 2 tau unit are cascaded, wherein a first port of the first differential passive true delay 2 tau unit is connected with an output port of a differential low noise amplifier at Ant2 and an input port of a first differential active true delay 3 tau unit, and a second port of the third differential passive true delay 2 tau unit is connected with an output port of a differential low noise amplifier at Ant4 and an input port of a differential buffer 7; a fourth differential passive true delay 2 tau unit, a fifth differential passive true delay 2 tau unit and a sixth differential passive true delay 2 tau unit are cascaded, wherein a first port of the fourth differential passive true delay 2 tau unit is connected with an output port of a differential low noise amplifier at Ant1 and an input port of a differential buffer 3, and a second port of the sixth differential passive true delay 2 tau unit is connected with an output port of a differential low noise amplifier at Ant3 and an input port of a second differential active true delay 3 tau unit;
the input port of the first differential active true delay 3 tau unit is connected with the output port of the differential low noise amplifier at Ant2 and the first port of the first differential passive true delay 2 tau unit, and the output port thereof is connected with the output port of the differential buffer 3 and the input port of the differential buffer 4; the input port of the second differential active true delay 3 tau unit is connected with the output port of the differential low noise amplifier at Ant3 and the second port of the sixth differential passive true delay 2 tau unit, and the output port thereof is connected with the output port of the differential buffer 7 and the input port of the differential buffer 8;
an input port of the first differential active true delay tau unit is connected with a second port of the first differential passive true delay 2 tau unit and a first port of the second differential passive true delay 2 tau unit, and an output port of the first differential active true delay tau unit is connected with an output port of the differential buffer 1 and an input port of the differential buffer 2; an input port of the second differential active true delay τ unit is connected to the second port of the fifth differential passive true delay 2 τ unit and the first port of the differential sixth passive true delay 2 τ unit, and an output port thereof is connected to an output port of the differential buffer 5 and an input port of the differential buffer 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010686747.2A CN111901027B (en) | 2020-07-16 | 2020-07-16 | Four-in four-out differential multiplexing beam forming network |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010686747.2A CN111901027B (en) | 2020-07-16 | 2020-07-16 | Four-in four-out differential multiplexing beam forming network |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111901027A CN111901027A (en) | 2020-11-06 |
| CN111901027B true CN111901027B (en) | 2022-02-22 |
Family
ID=73191037
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010686747.2A Active CN111901027B (en) | 2020-07-16 | 2020-07-16 | Four-in four-out differential multiplexing beam forming network |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111901027B (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109687898A (en) * | 2018-11-24 | 2019-04-26 | 天津大学 | Broadband beams synthesis chip based on active true time delay elements |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100689056B1 (en) * | 2004-12-09 | 2007-03-02 | 숭실대학교산학협력단 | An optical true time-delay beamformer for two-dimensional phased-array antenna systems |
| CN102680946B (en) * | 2012-06-06 | 2014-06-18 | 西安电子科技大学 | Ultra-wideband beam former based on differential operator and achieving method thereof |
| US9680553B1 (en) * | 2015-12-04 | 2017-06-13 | Infineon Technologies Ag | System and method for a beamformer |
| CN106549234A (en) * | 2016-10-14 | 2017-03-29 | 天津大学 | A kind of MIMO beam-forming devices of height multiplexing |
| US10784576B2 (en) * | 2017-10-13 | 2020-09-22 | General Electric Company | True time delay beam former module and method of making the same |
| CN109600159B (en) * | 2018-10-26 | 2021-05-25 | 天津大学 | Beam synthesis framework based on highly-multiplexed true delay unit |
| CN113114373B (en) * | 2021-04-12 | 2022-01-28 | 吉林大学 | Two-dimensional optical fiber beam forming method based on mode diversity |
-
2020
- 2020-07-16 CN CN202010686747.2A patent/CN111901027B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109687898A (en) * | 2018-11-24 | 2019-04-26 | 天津大学 | Broadband beams synthesis chip based on active true time delay elements |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111901027A (en) | 2020-11-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20120108297A1 (en) | Antenna device for a radio base station in a cellular telephony system | |
| CN110350926B (en) | Dual-frequency polarization adjustable multi-beam radio frequency assembly | |
| CN112713921B (en) | Four-dimensional antenna array broadband communication beam forming method based on premodulation | |
| CN112994733B (en) | Basic receiving and dispatching unit and receiving and dispatching chip | |
| WO2013185281A1 (en) | Base station antenna and base station antenna feed network | |
| JP2009543419A (en) | Multi-antenna system for differential radio communication equipment | |
| JP2004514362A (en) | A reconfigurable broadband active power splitter, a power combiner and a bidirectional power splitter / power combiner, and circuits based thereon. | |
| CN114430119A (en) | Multi-beam phased array antenna and communication device | |
| CN116470304B (en) | Full polarization phased array antenna | |
| WO2020244113A1 (en) | Antenna structure and electronic device | |
| CN111901027B (en) | Four-in four-out differential multiplexing beam forming network | |
| CN111430907B (en) | Butler matrix and shortwave multi-beam forming system suitable for circular ring array antenna | |
| CN209844938U (en) | Dual-frequency polarization adjustable multi-beam radio frequency assembly | |
| Akbar et al. | Design of a scalable phased array antenna with a simplified architecture | |
| CN106443591A (en) | Phased array radar multifunctional sub-array beam forming network | |
| CN215222166U (en) | Receive front end module | |
| CN214099927U (en) | Millimeter wave dual-beam phased array antenna | |
| Liu et al. | A fully integrated 4-channel beamformer based on TTD phased array in 0.18 μm CMOS | |
| CN112953539B (en) | Implementation method of large-scale planar array multi-beam forming system | |
| CN214099928U (en) | Satellite communication multi-beam antenna | |
| CN109600159B (en) | Beam synthesis framework based on highly-multiplexed true delay unit | |
| CN111952726B (en) | Multi-beam phased array chip, receiver module, and transmitter module | |
| CN116559784A (en) | Signal distribution network and multichannel receiving and transmitting microwave link structure | |
| CN110571196B (en) | Closely integrated chip packaging structure and phased array radio frequency transceiver formed by same | |
| TWI708520B (en) | Base station and operation method thereof and communication system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP02 | Change in the address of a patent holder | ||
| CP02 | Change in the address of a patent holder |
Address after: 300452 Binhai Industrial Research Institute Campus of Tianjin University, No. 48 Jialingjiang Road, Binhai New Area, Tianjin Patentee after: Tianjin University Address before: 300072 Tianjin City, Nankai District Wei Jin Road No. 92 Patentee before: Tianjin University |