CN111858417A - CPLD-based platform network interface management and control method and system - Google Patents
CPLD-based platform network interface management and control method and system Download PDFInfo
- Publication number
- CN111858417A CN111858417A CN202010749224.8A CN202010749224A CN111858417A CN 111858417 A CN111858417 A CN 111858417A CN 202010749224 A CN202010749224 A CN 202010749224A CN 111858417 A CN111858417 A CN 111858417A
- Authority
- CN
- China
- Prior art keywords
- network interface
- cpld
- platform
- control
- target network
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention provides a platform network interface management and control method and system based on a CPLD. The method comprises the following steps: configuring and storing the control state of a target network interface; responding to the restart of the platform processor, and acquiring the stored control state of the target network interface; and triggering a preset control rule in the CPLD based on the control state of the target network interface so as to control the target network interface. The network interface management and control method and system based on the CPLD have strong universality, and the CPLD is used for controlling the continuous resetting of the network chip, so that the communication between the network interface and the network can be thoroughly prevented, and the management and control of the network interface are more reliable; in the subsequent process of the target network interface being disabled, the target network interface is realized only by the control of the CPLD, and the computing resources of the platform processor are not occupied.
Description
Technical Field
The invention relates to the technical field of network communication, in particular to a platform network interface management and control method and a platform network interface management and control system based on a Complex Programmable Logic Device (CPLD), which are used for realizing effective management and control of a network interface.
Background
The security function is always the focus of the domestic processor platform, and the control of the interface is an effective means for realizing the security function. How to design an interface management and control method with both universality and reliability aiming at a domestic processor platform is urgently needed at present.
Disclosure of Invention
In order to solve the technical problems mentioned in the background art, the invention provides a platform network interface management and control method and system based on a CPLD (complex programmable logic device) by utilizing the design characteristics of a domestic processor platform, namely mainly adopting the CPLD to carry out power-on and reset work of a computer mainboard, wherein the management and control method comprises the following steps: configuring and storing the control state of a target network interface; responding to the restart of the platform processor, and acquiring the stored control state of the target network interface; and triggering a preset control rule in the CPLD based on the control state of the target network interface so as to control the target network interface.
In one or more embodiments, the configuring the governing state of the target network interface includes: and configuring to open or close the target network interface in a BIOS configuration interface of the platform processor.
In one or more embodiments, the triggering, based on the management and control state of the target network interface, a preset management and control rule in the CPLD to manage and control the target network interface includes: controlling the pin level of a GPIO bus connecting the platform processor and the CPLD based on the on or off state of the target network interface configuration in the platform processor system; triggering a preset control rule in the CPLD according to the pin level of the GPIO bus, so that the target network interface is in an available state or a forbidden state.
In one or more embodiments, the governing rules include: based on the first pin level of the GPIO bus, the CPLD continuously outputs a reset level signal, so that a network chip connected with the CPLD and corresponding to the target network interface is always in a reset state, and the target network interface is controlled to be in a forbidden state.
In one or more embodiments, the governing rules further include: based on the level of the second pin of the GPIO bus, the CPLD normally outputs a reset level signal, so that a network chip connected with the CPLD and corresponding to the target network interface is reset when the network chip is started, and the target network interface is controlled to be in an available state after being reset.
In one or more embodiments, the platform network management and control system includes: the system comprises a platform terminal, a platform processor, a CPLD, a network chip and a network interface; the platform terminal is connected with the platform processor and is configured to execute operations including configuring and storing a management and control state of a target network interface; the platform processor is connected with the CPLD through an SPIO bus and is configured to respond to the restart of the platform processor, acquire a stored control state of the target network interface and trigger a preset control rule in the CPLD based on the control state of the target network interface; the platform processor is also connected with the network chip through a PCIE bus, and the network chip is connected with a corresponding network interface and is configured for communication between the platform processor and a network; the CPLD is also connected with a reset end of the network chip and is configured to control a target network interface.
In one or more embodiments, the platform terminal is configured to open a BIOS configuration interface of a platform processor to configure a management and control parameter of a network interface in the platform processor, where the configuring includes opening or closing the network interface.
In one or more embodiments, the platform processor is further configured to: after the platform processor is restarted, controlling the pin level of the GPIO bus according to the configuration of the control parameters of the network interface; the CPLD is configured to: triggering a preset control rule according to the pin level of the GPIO bus, so that the target network interface is in an available state or a disabled state.
In one or more embodiments, the CPLD is further configured to: and continuously outputting a reset level signal based on the level of the first pin of the GPIO bus, so that the network chip connected with the CPLD is always in a reset state to control the corresponding network interface to be in a forbidden state.
In one or more embodiments, the CPLD is further configured to: and normally outputting a reset level signal based on the level of the second pin of the GPIO bus, so that a network chip connected with the CPLD is reset when the computer is started, and a corresponding network interface is controlled to be in an available state after being reset.
The beneficial effects of the invention include: the control of the network interface based on the CPLD has strong universality, so that the method can be applied to any design of a platform processor and the design of resetting the corresponding interface by connecting the CPLD with the platform processor. The invention realizes the forbidden control of the network interface by using the CPLD to control the continuous resetting of the network chip, and can thoroughly prevent the communication between the network interface and the network, thereby ensuring that the control of the network interface is more reliable; moreover, the method is automatically completed in the starting process of the platform processor, and in the subsequent process that the target network interface is forbidden, the method is realized only by the control of the CPLD without paying attention to the platform processor, so that the computing resource of the platform processor is not occupied, and the running speed of a system where the platform processor is located is not influenced.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art that other embodiments can be obtained by using the drawings without creative efforts.
Fig. 1 is a schematic flow chart of a CPLD-based platform network interface management and control method according to the present invention;
fig. 2 is a schematic structural diagram of a platform network interface management and control system based on a CPLD of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the following embodiments of the present invention are described in further detail with reference to the accompanying drawings.
It should be noted that all expressions using "first" and "second" in the embodiments of the present invention are used for distinguishing two entities with the same name but different names or different parameters, and it should be noted that "first" and "second" are merely for convenience of description and should not be construed as limitations of the embodiments of the present invention, and they are not described in any more detail in the following embodiments.
The platform network interface control method based on the CPLD, which is provided by the invention aiming at the design characteristics of a domestic platform processor, is as follows:
fig. 1 is a schematic flow chart of a CPLD-based platform network interface management and control method according to the present invention. The platform network interface management and control method comprises the following steps: step 10, configuring and storing the control state of a target network interface; step 20, responding to the restart of the platform processor, and acquiring the stored control state of the target network interface; and step 30, triggering a preset control rule in the CPLD based on the control state of the target network interface so as to control the target network interface.
In the method, the management and control of the network interface based on the CPLD has stronger universality, so that the method can be applied to any design of a platform processor and the design of adopting the CPLD to be connected with the CPLD so as to realize the reset operation of the corresponding interface.
In one embodiment, configuring the governing state of the target network interface includes: and configuring to open or close the target network interface in a BIOS configuration interface of the platform processor. Specifically, the bios (basic Input Output system) configuration interface is a basic Input Output system configuration interface, which is specifically a set of programs solidified on a main board in a computer and used for reading and writing specific information set by the system. The configuration of the process of turning on and turning off the target network interface is specifically to write corresponding control parameters into system settings, so as to execute specific operations according to the control parameters after the system is restarted, thereby implementing control over the target network interface.
In another embodiment, triggering a preset management and control rule in the CPLD based on the currently stored management and control state of the target network interface to manage and control the target network interface includes: after the platform processor is restarted, controlling the pin level of a GPIO bus connecting the platform processor and the CPLD based on the opening or closing state of the target network interface configuration in the platform processor system; and triggering a preset control rule in the CPLD according to the pin level of the GPIO bus to enable the target network interface to be in an available state or a forbidden state. Specifically, after restarting, the platform processor reads various configuration parameters in the system to send out corresponding control commands, generates corresponding control commands after reading the control parameters of opening or closing of the target network interface, and sends the control commands to the CPLD connected with the platform processor through the GPIO bus, wherein the specific implementation mode is to control the GPIO bus to present specific pin levels; after receiving a specific control command, the CPLD triggers a preset control rule in the CPLD, so that the target network interface is in an available state or a forbidden state.
In another embodiment, the preset regulation rules in the CPLD include: based on the level of a first pin of the GPIO bus, the CPLD continuously outputs a reset level signal, so that a network chip connected with the CPLD and corresponding to a target network interface is always in a reset state to control the target network interface to be in a forbidden state; and based on the level of the second pin of the GPIO bus, the CPLD normally outputs a reset level signal, so that a network chip which is connected with the CPLD and corresponds to the target network interface is reset when the network chip is started, and the target network interface is controlled to be in an available state after being reset.
In the method, the CPLD is utilized to control the continuous resetting of the network chip, so that the forbidden control of the network interface is realized, the communication between the network interface and the network can be thoroughly prevented, and the control of the network interface is more reliable; moreover, the method is automatically completed in the starting process of the platform processor, and in the subsequent process that the target network interface is forbidden, the method is realized only by the control of the CPLD without paying attention to the platform processor, so that the computing resource of the platform processor is not occupied, and the running speed of a system where the platform processor is located is not influenced.
On the basis of the platform network management and control method based on the CPLD, the invention also provides a platform network management and control system based on the CPLD, which is specifically as follows:
fig. 2 is a schematic structural diagram of a platform network interface management and control system based on a CPLD of the present invention. The platform network management and control system of the invention comprises: the system comprises a platform terminal, a platform processor, a CPLD, a network chip and a network interface; the platform terminal is connected with the platform processor and is configured to execute operations including configuring and storing a management and control state of a target network interface; the platform processor is connected with the CPLD through the SPIO bus and is configured to respond to the restart of the platform processor, acquire the stored control state of the target network interface and trigger the preset control rule in the CPLD based on the currently stored control state of the target network interface; the platform processor is also connected with the network chip through a PCIE bus, and the network chip is connected with a corresponding network interface and is configured for communication between the platform processor and a network; the CPLD is also connected with a reset end of the network chip and is configured to control a target network interface.
Specifically, the platform terminal is configured to open a BIOS configuration interface of the platform processor to configure a management and control parameter of a network interface in the platform processor, where the configuration includes opening or closing the network interface; the platform processor is further configured to: after the platform processor is restarted, controlling the pin level of the GPIO according to the configuration of the control parameter of the current network interface; the CPLD is configured to: triggering a preset control rule according to the pin level of the GPIO bus to enable the target network interface to be in an available state or a forbidden state; the CPLD is further configured to: continuously outputting a reset level signal based on the level of a first pin of the GPIO bus, so that a network chip connected with the CPLD is always in a reset state to control a corresponding network interface to be in a forbidden state; the CPLD is further configured to: and normally outputting a reset level signal based on the level of the second pin of the GPIO bus, so that the network chip connected with the CPLD is reset when the network chip is started, and the corresponding network interface is controlled to be in an available state after being reset.
The platform network interface control system based on the CPLD does not need to change the structure of the original system, and only needs to set a corresponding control program in the CPLD, so that the configuration of the platform network interface control system is simpler and more convenient, and the implementation and popularization are more facilitated.
The foregoing is an exemplary embodiment of the present disclosure, but it should be noted that various changes and modifications could be made herein without departing from the scope of the present disclosure as defined by the appended claims. The functions, steps and/or actions of the method claims in accordance with the disclosed embodiments described herein need not be performed in any particular order. Furthermore, although elements of the disclosed embodiments of the invention may be described or claimed in the singular, the plural is contemplated unless limitation to the singular is explicitly stated.
It should be understood that, as used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly supports the exception. It should also be understood that "and/or" as used herein is meant to include any and all possible combinations of one or more of the associated listed items.
The numbers of the embodiments disclosed in the embodiments of the present invention are merely for description, and do not represent the merits of the embodiments.
Those of ordinary skill in the art will understand that: the discussion of any embodiment above is meant to be exemplary only, and is not intended to intimate that the scope of the disclosure, including the claims, of embodiments of the invention is limited to these examples; within the idea of an embodiment of the invention, also technical features in the above embodiment or in different embodiments may be combined and there are many other variations of the different aspects of the embodiments of the invention as described above, which are not provided in detail for the sake of brevity. Therefore, any omissions, modifications, substitutions, improvements, and the like that may be made without departing from the spirit and principles of the embodiments of the present invention are intended to be included within the scope of the embodiments of the present invention.
Claims (10)
1. A platform network interface management and control method based on a CPLD is characterized by comprising the following steps:
configuring and storing the control state of a target network interface;
responding to the restart of the platform processor, and acquiring the stored control state of the target network interface;
and triggering a preset control rule in the CPLD based on the control state of the target network interface so as to control the target network interface.
2. The method of claim 1, wherein configuring the management and control state of the target network interface comprises:
and configuring to open or close the target network interface in a BIOS configuration interface of the platform processor.
3. The method for managing and controlling a platform network interface according to claim 2, wherein the triggering a preset management and control rule in a CPLD based on the management and control state of the target network interface to manage and control the target network interface comprises:
controlling the pin level of a GPIO bus connecting the platform processor and the CPLD based on the on or off state of the target network interface configuration in the platform processor system;
triggering a preset control rule in the CPLD according to the pin level of the GPIO bus, so that the target network interface is in an available state or a forbidden state.
4. The platform network interface governance method of claim 3, wherein the governance rules comprise:
based on the first pin level of the GPIO bus, the CPLD continuously outputs a reset level signal, so that a network chip connected with the CPLD and corresponding to the target network interface is always in a reset state, and the target network interface is controlled to be in a forbidden state.
5. The platform network interface governance method of claim 4, wherein the governance rules further comprise:
based on the level of the second pin of the GPIO bus, the CPLD normally outputs a reset level signal, so that a network chip connected with the CPLD and corresponding to the target network interface is reset when the network chip is started, and the target network interface is controlled to be in an available state after being reset.
6. A platform network management and control system based on CPLD is characterized in that the platform network management and control system comprises:
the system comprises a platform terminal, a platform processor, a CPLD, a network chip and a network interface;
the platform terminal is connected with the platform processor and is configured to execute operations including configuring and storing a management and control state of a target network interface;
the platform processor is connected with the CPLD through an SPIO bus and is configured to respond to the restart of the platform processor, acquire a stored control state of the target network interface and trigger a preset control rule in the CPLD based on the control state of the target network interface;
the platform processor is also connected with the network chip through a PCIE bus, and the network chip is connected with a corresponding network interface and is configured for communication between the platform processor and a network;
the CPLD is also connected with a reset end of the network chip and is configured to control a target network interface.
7. The platform network management and control system of claim 6, wherein the platform terminal is configured to open a BIOS configuration interface of the platform processor to configure management parameters of the network interface in the platform processor, the configuring including opening or closing the network interface.
8. The platform network management and control system of claim 7, wherein the platform processor is further configured to: after the platform processor is restarted, controlling the pin level of the GPIO bus according to the configuration of the control parameters of the network interface;
the CPLD is configured to: triggering a preset control rule according to the pin level of the GPIO bus, so that the target network interface is in an available state or a disabled state.
9. The platform network management and control system of claim 8, wherein the CPLD is further configured to: and continuously outputting a reset level signal based on the level of the first pin of the GPIO bus, so that the network chip connected with the CPLD is always in a reset state to control the corresponding network interface to be in a forbidden state.
10. The platform network management and control system of claim 9, wherein the CPLD is further configured to: and normally outputting a reset level signal based on the level of the second pin of the GPIO bus, so that a network chip connected with the CPLD is reset when the computer is started, and a corresponding network interface is controlled to be in an available state after being reset.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010749224.8A CN111858417A (en) | 2020-07-30 | 2020-07-30 | CPLD-based platform network interface management and control method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010749224.8A CN111858417A (en) | 2020-07-30 | 2020-07-30 | CPLD-based platform network interface management and control method and system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN111858417A true CN111858417A (en) | 2020-10-30 |
Family
ID=72946153
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010749224.8A Pending CN111858417A (en) | 2020-07-30 | 2020-07-30 | CPLD-based platform network interface management and control method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111858417A (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101236588A (en) * | 2007-01-31 | 2008-08-06 | 同方股份有限公司 | Computer terminal port use permission control method |
| CN201903877U (en) * | 2010-11-29 | 2011-07-20 | 大连捷成实业发展有限公司 | Device for triggering controlled equipment through GPIO (General Purpose Input/Output) port by multi modes |
| CN104012045A (en) * | 2012-07-27 | 2014-08-27 | 华为技术有限公司 | Cloud terminal |
| CN107272570A (en) * | 2017-08-16 | 2017-10-20 | 郑州云海信息技术有限公司 | A kind of switching circuit based on CPLD |
| CN108009117A (en) * | 2018-01-11 | 2018-05-08 | 湖南长城银河科技有限公司 | Soar the control device and method of computer function interface |
-
2020
- 2020-07-30 CN CN202010749224.8A patent/CN111858417A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101236588A (en) * | 2007-01-31 | 2008-08-06 | 同方股份有限公司 | Computer terminal port use permission control method |
| CN201903877U (en) * | 2010-11-29 | 2011-07-20 | 大连捷成实业发展有限公司 | Device for triggering controlled equipment through GPIO (General Purpose Input/Output) port by multi modes |
| CN104012045A (en) * | 2012-07-27 | 2014-08-27 | 华为技术有限公司 | Cloud terminal |
| CN107272570A (en) * | 2017-08-16 | 2017-10-20 | 郑州云海信息技术有限公司 | A kind of switching circuit based on CPLD |
| CN108009117A (en) * | 2018-01-11 | 2018-05-08 | 湖南长城银河科技有限公司 | Soar the control device and method of computer function interface |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104123154A (en) | Automatic entrance device and method for upgrade boot mode | |
| CN113127302A (en) | Method and device for monitoring GPIO (general purpose input/output) of board card | |
| CN113434202A (en) | Starting method and device of equipment, electronic equipment and computer storage medium | |
| CN111124761B (en) | Equipment restarting method, device, equipment and medium | |
| CN112835839A (en) | PCIe interface device enumeration method, PCIe interface device enumeration apparatus, PCIe interface device and PCIe interface storage medium | |
| CN113010214B (en) | BIOS option setting method, system and storage medium | |
| CN111858417A (en) | CPLD-based platform network interface management and control method and system | |
| CN111488163B (en) | Firmware updating method and device, electronic equipment and storage medium | |
| CN115269474A (en) | Server and PCIe hot plug control method, device and medium thereof | |
| CN110459260B (en) | Automatic test switching device, method and system | |
| CN117056198A (en) | Mock test method, mock test device, medium and computer equipment | |
| CN108769518B (en) | Camera interaction method and device, electronic equipment and computer readable storage medium | |
| CN115951949A (en) | Recovery method and device for configuration parameters of BIOS (basic input output System) and computing equipment | |
| CN109298892B (en) | Device and method for controlling startup and shutdown of server | |
| CN113448421B (en) | Equipment power failure management method and device | |
| CN114398304A (en) | Method for solving SRIO interface blocking | |
| KR102414206B1 (en) | AUTOSAR standard application software component | |
| CN108182157B (en) | Method, BMC, device and storage medium for realizing heterogeneous hybrid memory | |
| CN114407908B (en) | Remote vehicle control method, system, equipment and medium based on vehicle safety | |
| CN114615204B (en) | Air-downloading upgrading method, system and crane | |
| CN113656341B (en) | Chip starting control circuit and server | |
| CN108958845B (en) | Method and device for managing ipk application based on openwrt system and electronic equipment | |
| CN112749110A (en) | Server GPIO interface unified management method, system and related components | |
| CN109951307B (en) | Router configuration method and device and storage medium | |
| CN113656225A (en) | Terminal processor core processing method, terminal equipment and computer storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |