CN111752886A - Excel-based PCB inter-board interconnection signal inspection method and system - Google Patents
Excel-based PCB inter-board interconnection signal inspection method and system Download PDFInfo
- Publication number
- CN111752886A CN111752886A CN202010476020.1A CN202010476020A CN111752886A CN 111752886 A CN111752886 A CN 111752886A CN 202010476020 A CN202010476020 A CN 202010476020A CN 111752886 A CN111752886 A CN 111752886A
- Authority
- CN
- China
- Prior art keywords
- signal
- signal name
- interconnection
- name
- excel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 20
- 238000007689 inspection Methods 0.000 title claims abstract description 15
- 150000003071 polychlorinated biphenyls Chemical class 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 10
- 238000013461 design Methods 0.000 description 7
- 238000006467 substitution reaction Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
- G06F15/17306—Intercommunication techniques
Abstract
The invention provides a method and a system for checking interconnection signals between PCBs (printed Circuit Board) based on Excel, comprising the following steps: collecting a first signal name set of a first board card, and storing the first signal name set in a first sheet of Excel; collecting a second signal name set of a second board card, and storing the second signal name set in a second sheet of Excel; setting unique identification of each signal name in the first signal name set, and setting unique identification of each signal name in the second signal name set; and storing the combination of the interconnection signal names of the first board card and the second board card to a comparison sheet according to the unique identifier of each signal name, comparing the consistency of the interconnection signal names, and judging that the interconnection signal names are normally and directly connected if the interconnection signal names are consistent. The invention improves the working efficiency of the interconnection of the inspection signals of the hardware engineer; the inspection quality is improved; the output inspection result is clear and concise and clear at a glance; reducing the occurrence of line error rate.
Description
Technical Field
The invention relates to the technical field of servers, in particular to a method and a system for checking interconnection signals between PCBs (printed Circuit Board) based on Excel.
Background
With the high-speed development of information technology and the improvement of calculation requirements, a server plays a huge role, which is different from a PC (personal computer), and the server is expanded by clustering or inserting a plurality of CPUs (central processing units) and a plurality of special boards, so that the performance of the server is greatly improved, but the interconnection of different board cards among the servers also introduces the problem of the connectivity of interconnection signals among the boards. The present invention is directed to solving this problem when designing a card.
In the field of servers, Cadence is applied to high-performance and high-density interconnection design, a set of complete design flow from IC manufacturing and packaging to PCB is established, the design flow is more suitable for drawing complex multi-item line schematic diagrams, and the layout design of multilayer boards can be supported, so that the circuit schematic diagrams and layout Board file files are more drawn by Cadence commonly used. The server circuit board schematic diagram contains high-integration chips such as a CPU, a PCH, a BMC, a CPLD and the like, other large high-speed connectors and a large number of logic conversion chips, because the integration level of an integrated circuit is continuously improved, the number of I/O and packaging pins of the chips is also rapidly increased, the circuit interconnection network is relatively complex, the circuit diagram inspection work is very necessary and relatively complicated, particularly, the inter-board interconnection signal inspection can not be realized once the inspection is not accurate, and if the Power or the Ground is connected in a wrong way, the chips or the circuit boards can be burnt. And only need the connectivity of manual check inter-board signal, see whether the net name of every Pin of two integrated circuit board schematic circuit diagram connectors is unanimous, look over the exactness of connection, often the accuracy is limited, and the work load is big. The invention provides a method for checking signal interconnection names among boards, which can realize the checking of the signal interconnection names among the boards and reduce the occurrence of line error rate.
Disclosure of Invention
In order to overcome the defects in the prior art, the invention provides a method and a system for inspecting interconnection signals between PCBs (printed circuit boards) based on Excel, so as to solve the technical problems.
In a first aspect, the invention provides an Excel-based method for inspecting interconnection signals between PCBs, comprising the following steps:
collecting a first signal name set of a first board card, and storing the first signal name set in a first sheet of Excel;
collecting a second signal name set of a second board card, and storing the second signal name set in a second sheet of Excel;
setting unique identification of each signal name in the first signal name set, and setting unique identification of each signal name in the second signal name set;
and storing the combination of the interconnection signal names of the first board card and the second board card to a comparison sheet according to the unique identifier of each signal name, comparing the consistency of the interconnection signal names, and judging that the interconnection signal names are normally and directly connected if the interconnection signal names are consistent.
Further, the setting method of the unique identifier includes:
setting an identification bit, and collecting the signal name count and the corresponding REFDES name;
and generating a unique identifier of the signal name according to the identification bit, the signal name count and the corresponding REFDES name.
Further, the method further comprises:
and storing the corresponding signal names which are not directly connected to the corresponding sheet.
In a second aspect, the present invention provides an Excel-based system for inspecting interconnection signals between PCBs, including:
the first saving unit is configured to acquire a first signal name set of a first board card and save the first signal name set in a first sheet of Excel;
the second storage unit is configured to collect a second signal name set of a second board card and store the second signal name set in a second sheet of Excel;
the identification setting unit is used for setting the unique identification of each signal name in the first signal name set and setting the unique identification of each signal name in the second signal name set;
and the signal comparison unit is configured to store the interconnection signal name combination of the first board card and the second board card to a comparison sheet according to the unique identifier of each signal name, compare the consistency of the interconnection signal names, and judge that the interconnection signal names are normally and directly connected if the interconnection signal names are consistent.
Further, the identifier setting unit includes:
the identification setting module is configured for setting an identification position and acquiring the signal name count and the corresponding REFDES name;
and the identification generation module is configured to generate a unique identification of the signal name according to the identification bit, the signal name count and the corresponding REFDES name.
Further, the system further comprises:
and the corresponding comparison unit is configured to store the corresponding signal names which are not directly connected to the corresponding sheet.
The beneficial effect of the invention is that,
the method and the system for checking the interconnection signals between the PCBs based on the Excel improve the working efficiency of checking the interconnection of the signals by a hardware engineer; the inspection quality is improved; the output inspection result is clear and concise and clear at a glance; reducing the occurrence of line error rate.
In addition, the invention has reliable design principle, simple structure and very wide application prospect.
Drawings
In order to more clearly illustrate the embodiments or technical solutions in the prior art of the present invention, the drawings used in the description of the embodiments or prior art will be briefly described below, and it is obvious for those skilled in the art that other drawings can be obtained based on these drawings without creative efforts.
FIG. 1 is a schematic flow diagram of a method of one embodiment of the invention.
FIG. 2 is a schematic flow diagram of a method of one embodiment of the invention.
Detailed Description
In order to make those skilled in the art better understand the technical solution of the present invention, the technical solution in the embodiment of the present invention will be clearly and completely described below with reference to the drawings in the embodiment of the present invention, and it is obvious that the described embodiment is only a part of the embodiment of the present invention, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
As shown in fig. 1, a Netlist Report or a Component Pin Report is derived from a schematic circuit diagram drawn by Cadence or a layout Board file, and the Report is processed by a data processing tool to obtain an inspection Report that can correspond the interconnection signal names between boards one to one.
The invention is described below with reference to an embodiment, and specifically, as shown in fig. 2, the method for inspecting interconnection signals between PCBs based on Excel includes:
and exporting Netlistreport or Component Pin report through a schematic circuit diagram drawn by Cadence or a layout Board file to obtain all signals of the PCB design, wherein the interconnection signals between the boards are contained in the signals. The following implementation process focuses on checking the name of the interconnection signal between boards by using a tool, and in order to clearly illustrate the implementation of the design method, the detailed description is given here of the name of the interconnection signal comparing two phase connection boards based on an excel tool:
(1) respectively exporting Netlist Report or Component Pin Report of two boards through a schematic circuit diagram drawn by Cadence or a layout Board file, wherein the two reports can be stored in different sheets of the same excel and are respectively named as a Board M and a Board N;
(2) the two sheets of the board M and the board N necessarily include three columns of data, namely, 'REFDES', 'PIN _ NUMBER', 'NET _ NAME', and three columns of blank data, namely 'identification bit', 'count' and 'identification', are inserted in front of the three columns of data. Wherein, the data of the column of 'identification bit' is fixed and can take any letter (such as D); counting the data in the column by adopting a function of COUNTIF to obtain the counting value of the cells in the same row of REFDES; the data of the column of 'identification' is to combine the values of 'REFDES', 'identification bit' and 'count' of the same row to generate a unique identification to facilitate the subsequent search of the row of data.
(3) And comparing the interconnection signal NAMEs of the connectors connected with the two boards, for example, if the connector JM of the board M is connected with the connector JN of the board N, a comparison sheet named JM _ JN is newly created, wherein the first three columns of the sheet are data of the board M and are named as 'identification _ M', 'PIN _ NUMBER _ M' and 'NET _ NAME _ M', respectively. Wherein the only value in the column of 'tag _ M' is the combined value JMD of JM and 'tag bit' in the two sheets in step two; the data in the column of 'PIN _ NUMBER _ M' is a 'PIN _ NUMBER' value corresponding to a 'identification bit' prefix in a table of the board card M, which is searched by a VLOOKUP function, wherein the prefix is a JMD median; the column of 'NET _ NAME _ M' is the same as 'PIN _ NUMBER _ M', except that the 'NET _ NAME' value is searched for and returned. The same operation obtains three columns of data of the connector JN of the board N, which are 'id _ N', 'PIN _ NUMBER _ N', and 'NET _ NAME _ N', respectively. The seventh column may be used to determine whether 'PIN _ NUMBER _ M' and 'PIN _ NUMBER _ N' are consistent, and if so, it indicates that the JM and JN connectors are directly connected, and may verify the consistency of the interconnection signals, that is, the eighth column determines whether 'NET _ NAME _ M' and 'NET _ NAME _ N' are consistent, that is, the purpose of checking is achieved.
(4) And if the JM and the JN are not directly connected through the verification of the table operated in the step three, establishing a table named as a corresponding relation, wherein the table only has two columns of data, namely 'PIN _ NUMBER _ M _ C' and 'PIN _ NUMBER _ N _ C', and listing the PIN NUMBER mapping relation of the JM and the JN.
After the correspondence table is listed, the ninth and tenth columns of data, namely 'PIN _ NUMBER _ N _ X' and 'NET _ NAME _ N _ X', are added to the JM _ JN table. The 'PIN _ NUMBER _ N _ X' data searches a 'PIN _ NUMBER _ N _ C' value corresponding to the same value of 'PIN _ NUMBER _ M _ C' in the corresponding relation table and 'PIN _ NUMBER _ M' in the table through a VLOOKUP function; the tenth column is a value of 'NET _ NAME _ N' corresponding to the same value of 'PIN _ NUMBER _ N' and 'PIN _ NUMBER _ N _ X' in the search table. At this time, the values of the same row of the third column 'NET _ NAME _ M' and the tenth column 'NET _ NAME _ N _ X' are connected, and then the eighth column is compared to see if the 'NET _ NAME _ M' and 'NET _ NAME _ N _ X' are identical, which is for the purpose of checking.
Establishing a template of an inspection report according to the implementation steps 1-4, in the using process, if the inspection object is replaced, that is, the board M and the board N are replaced, only three columns of data of 'REFDES', 'PIN _ NUMBER' and 'NET _ NAME' of the board table need to be replaced, and if the connected connector related to the inspected interconnection signal is replaced, only the 'identifier _ M/N' in the comparison table needs to be changed.
The embodiment provides an interconnected signal inspection system between PCBs based on Excel, including:
the first saving unit is configured to acquire a first signal name set of a first board card and save the first signal name set in a first sheet of Excel;
the second storage unit is configured to collect a second signal name set of a second board card and store the second signal name set in a second sheet of Excel;
the identification setting unit is used for setting the unique identification of each signal name in the first signal name set and setting the unique identification of each signal name in the second signal name set;
and the signal comparison unit is configured to store the interconnection signal name combination of the first board card and the second board card to a comparison sheet according to the unique identifier of each signal name, compare the consistency of the interconnection signal names, and judge that the interconnection signal names are normally and directly connected if the interconnection signal names are consistent.
Optionally, as an embodiment of the present invention, the identifier setting unit includes:
the identification setting module is configured for setting an identification position and acquiring the signal name count and the corresponding REFDES name;
and the identification generation module is configured to generate a unique identification of the signal name according to the identification bit, the signal name count and the corresponding REFDES name.
Optionally, as an embodiment of the present invention, the system further includes:
and the corresponding comparison unit is configured to store the corresponding signal names which are not directly connected to the corresponding sheet.
Although the present invention has been described in detail by referring to the drawings in connection with the preferred embodiments, the present invention is not limited thereto. Various equivalent modifications or substitutions can be made on the embodiments of the present invention by those skilled in the art without departing from the spirit and scope of the present invention, and these modifications or substitutions are within the scope of the present invention/any person skilled in the art can easily conceive of the changes or substitutions within the technical scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
Claims (6)
1. A method for checking interconnection signals among PCBs based on Excel is characterized by comprising the following steps:
collecting a first signal name set of a first board card, and storing the first signal name set in a first sheet of Excel;
collecting a second signal name set of a second board card, and storing the second signal name set in a second sheet of Excel;
setting unique identification of each signal name in the first signal name set, and setting unique identification of each signal name in the second signal name set;
and storing the combination of the interconnection signal names of the first board card and the second board card to a comparison sheet according to the unique identifier of each signal name, comparing the consistency of the interconnection signal names, and judging that the interconnection signal names are normally and directly connected if the interconnection signal names are consistent.
2. The method according to claim 1, wherein the setting method of the unique identifier comprises:
setting an identification bit, and collecting the signal name count and the corresponding REFDES name;
and generating a unique identifier of the signal name according to the identification bit, the signal name count and the corresponding REFDES name.
3. The method of claim 1, further comprising:
and storing the corresponding signal names which are not directly connected to the corresponding sheet.
4. An Excel-based PCB inter-board interconnection signal inspection system is characterized by comprising:
the first saving unit is configured to acquire a first signal name set of a first board card and save the first signal name set in a first sheet of Excel;
the second storage unit is configured to collect a second signal name set of a second board card and store the second signal name set in a second sheet of Excel;
the identification setting unit is used for setting the unique identification of each signal name in the first signal name set and setting the unique identification of each signal name in the second signal name set;
and the signal comparison unit is configured to store the interconnection signal name combination of the first board card and the second board card to a comparison sheet according to the unique identifier of each signal name, compare the consistency of the interconnection signal names, and judge that the interconnection signal names are normally and directly connected if the interconnection signal names are consistent.
5. The system according to claim 4, wherein the identification setting unit comprises:
the identification setting module is configured for setting an identification position and acquiring the signal name count and the corresponding REFDES name;
and the identification generation module is configured to generate a unique identification of the signal name according to the identification bit, the signal name count and the corresponding REFDES name.
6. The system of claim 4, further comprising:
and the corresponding comparison unit is configured to store the corresponding signal names which are not directly connected to the corresponding sheet.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010476020.1A CN111752886B (en) | 2020-05-29 | 2020-05-29 | Excel-based PCB inter-board interconnection signal inspection method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010476020.1A CN111752886B (en) | 2020-05-29 | 2020-05-29 | Excel-based PCB inter-board interconnection signal inspection method and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111752886A true CN111752886A (en) | 2020-10-09 |
| CN111752886B CN111752886B (en) | 2023-01-10 |
Family
ID=72674443
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010476020.1A Active CN111752886B (en) | 2020-05-29 | 2020-05-29 | Excel-based PCB inter-board interconnection signal inspection method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111752886B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105101650A (en) * | 2015-08-26 | 2015-11-25 | 株洲南车时代电气股份有限公司 | PCBA (Printed Circuit Board Assembly) manufacturability inspection method |
| CN107908912A (en) * | 2017-12-21 | 2018-04-13 | 郑州云海信息技术有限公司 | A kind of automatic method for checking line power and being connected to ground |
| CN108984868A (en) * | 2018-06-28 | 2018-12-11 | 郑州云海信息技术有限公司 | The integration method and device of a kind of board internet data |
-
2020
- 2020-05-29 CN CN202010476020.1A patent/CN111752886B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105101650A (en) * | 2015-08-26 | 2015-11-25 | 株洲南车时代电气股份有限公司 | PCBA (Printed Circuit Board Assembly) manufacturability inspection method |
| CN107908912A (en) * | 2017-12-21 | 2018-04-13 | 郑州云海信息技术有限公司 | A kind of automatic method for checking line power and being connected to ground |
| CN108984868A (en) * | 2018-06-28 | 2018-12-11 | 郑州云海信息技术有限公司 | The integration method and device of a kind of board internet data |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111752886B (en) | 2023-01-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109543307B (en) | Open and short circuit checking method and detection system for PCB design layout and electronic equipment | |
| US8037436B2 (en) | Circuit verification apparatus, a method of circuit verification and circuit verification program | |
| WO2017088540A1 (en) | Method for performing netlist comparison based on pin connection relationship of component | |
| CN109766631A (en) | A kind of PCB signal wire information acquisition method and relevant apparatus | |
| US7657853B2 (en) | Verification apparatus, design verification method, and computer aided design apparatus | |
| US8166337B2 (en) | Failure analysis apparatus | |
| CN101364174A (en) | Test file generation system and method for printed circuit board | |
| CN111752886B (en) | Excel-based PCB inter-board interconnection signal inspection method and system | |
| CN116909934B (en) | Command test method, device, equipment and medium of electronic automation design software | |
| CN117076228A (en) | Chip testing method and related assembly | |
| CN116775634A (en) | Quality inspection method, device, equipment and medium for power generation engineering data | |
| US20050283746A1 (en) | System and method for calculating trace lengths of a PCB layout | |
| CN1755697A (en) | System-level circuit inspection method and tool | |
| CN1979500A (en) | Part arrangement automatical checking system and method | |
| US9514258B2 (en) | Generation of memory structural model based on memory layout | |
| CN114282491A (en) | Large-scale schematic diagram checking method and system | |
| CN108363567B (en) | Database-based verification platform exciter automatic generation method | |
| CN114254583B (en) | Method, device, equipment and storage medium for checking pin connection of device | |
| CN103136395A (en) | Computer system used for circuit diagram data verification and circuit diagram data verification method | |
| CN112527655A (en) | Software version quality abnormity detection method and device, electronic equipment and storage medium | |
| CN1658198B (en) | Method for checking circuit arrangement | |
| CN116681030B (en) | Signing checking method, device, equipment and storage medium | |
| CN102567551A (en) | Evaluating system and method for testing coverage rate | |
| CN105160082B (en) | The recycling and verification method of electronic circuit | |
| CN117473939B (en) | PCB modularized layout device matching method and device, electronic equipment and medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |