CN103136395A - Computer system used for circuit diagram data verification and circuit diagram data verification method - Google Patents
Computer system used for circuit diagram data verification and circuit diagram data verification method Download PDFInfo
- Publication number
- CN103136395A CN103136395A CN2011103874263A CN201110387426A CN103136395A CN 103136395 A CN103136395 A CN 103136395A CN 2011103874263 A CN2011103874263 A CN 2011103874263A CN 201110387426 A CN201110387426 A CN 201110387426A CN 103136395 A CN103136395 A CN 103136395A
- Authority
- CN
- China
- Prior art keywords
- circuit diagram
- diagram data
- data
- software
- screening conditions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention provides a circuit diagram data verification method. The circuit diagram data verification method includes the following steps: importing circuit diagram data in circuit diagram design software into software having a sorting function, setting filtering conditions in the software having the sorting function, reading the circuit diagram data, annotating circuit diagram data which do not conform with the filtering conditions when the read circuit diagram data do not conform with the filtering conditions, and saving the circuit diagram data into a database when all the circuit diagram data are read. The invention further provides a computer system used for circuit diagram data verification. According to the computer system used for the circuit diagram data verification and the circuit diagram data verification method, verification of designed circuit diagram data can be conducted on a computer by means of setting the filtering conditions, incorrect circuit diagram data are annotated, so that a user can amend and perfect a circuit diagram conveniently, and undesirable mistakes can be avoided.
Description
Technical field
The present invention relates to a kind of computer system and file comparision method, especially a kind of computer system and circuit diagram verification of data method for the circuit diagram verification of data.
Background technology
Circuit diagram is people in order to study the needs with engineering, with a kind of figure that represents that each components and parts form that meets drafting of agreement.By circuit diagram can be detailed the principle of work of knowing him, be analytical performance, the main design document that electronic product is installed.When design circuit, can carry out on paper or on computer, carry out again actual installation after confirming to improve, by debugging, improve, until success, computer software that more can application of advanced carries out the Computer Aided Design of circuit, even carry out virtual Experiment of Electrical Circuits, greatly improved work efficiency.
Yet, in the process of design circuit figure, unavoidably mistake can appear, especially to the circuit diagram of complexity, and some connecting line mistakes, naming errors between end points, the problem such as connection error between module.Usually, after completing circuit figure design, be all by manually examination page by page, but because the efficient of examination and supervisory personnel's technical experience, quality have a lot of relations, cause happening occasionally because of the error rate of manual review generation.
Summary of the invention
In view of above content, be necessary to provide a kind of computer system for the circuit diagram verification of data, it can be checked designed circuit diagram data on computers by the mode that screening conditions are set, and the circuit diagram data of mistake are carried out mark, facilitate the user to revise and improve circuit diagram, avoiding unnecessary mistake to occur.
In view of above content, also be necessary to provide a kind of for circuit diagram verification of data method, it can be checked designed circuit diagram data on computers by the mode that screening conditions are set, and the circuit diagram data of mistake are carried out mark, facilitate the user to revise and improve circuit diagram, avoiding unnecessary mistake to occur.
A kind of computer system for the circuit diagram verification of data, this computer system comprises: import module, be used for circuit diagram data importing with electric circuit diagram design software in the software with ranking function; Setting module is used for setting screening conditions at the software with ranking function; Read module is used for the reading circuit diagram data; Labeling module is used for when the circuit diagram data that read do not meet the screening conditions of setting, the circuit diagram data that do not meet screening conditions being marked; Preserve module, be used for when having read whole circuit diagram data, the circuit diagram data being saved in database.
A kind of circuit diagram verification of data method, the method comprises the following steps: with the circuit diagram data importing in electric circuit diagram design software in the software with ranking function; Set screening conditions in having the software of ranking function; The reading circuit diagram data; Do not meet the screening conditions of setting when the circuit diagram data that read, the circuit diagram data that do not meet screening conditions are marked; When having read whole circuit diagram data, the circuit diagram data are saved in database.
Compared to prior art, described a kind of computer system and contract method for the circuit diagram verification of data, it can be checked designed circuit diagram data on computers by the mode that screening conditions are set, and the circuit diagram data of mistake are carried out mark, facilitate the user to revise and improve circuit diagram, avoiding unnecessary mistake to occur.
Description of drawings
Fig. 1 is the hardware frame figure of the present invention's computer system of being used for the circuit diagram verification of data.
Fig. 2 is the functional block diagram of Fig. 1 Computer of the present invention preferred embodiment.
Fig. 3 is the process flow diagram of circuit diagram verification of data method of the present invention preferred embodiment.
The main element symbol description
| Display | 1 |
| |
2 |
| Keyboard | 3 |
| |
4 |
| |
5 |
| Circuit diagram verification of data system | 20 |
| |
210 |
| |
220 |
| Read |
230 |
| |
240 |
| |
250 |
| |
260 |
| |
270 |
| |
280 |
Following embodiment further illustrates the present invention in connection with above-mentioned accompanying drawing.
Embodiment
As shown in Figure 1, be the hardware frame figure of the present invention's computer system of being used for the circuit diagram verification of data.This computer system mainly comprises computing machine 2 and the database 5 that is connected with this computing machine 2.Described computing machine 2 is connected with display 1, keyboard 3 and mouse 4, the Input/Output Device during as concrete operations.Electric circuit diagram design software (for example, the electric circuit diagram design software of Cadence company, Cadence Capture) is installed in this computing machine 2, and the user goes out circuit diagram by this electric circuit diagram design Software for Design and generates the circuit diagram data of this circuit diagram of expression.Described circuit diagram data comprise the information such as component symbol, line, node and note.
Described database 5 both can be built in computing machine 2, also can be placed on computing machine 2.This database 5 is used for the circuit diagram data of storage through checking, the mistake that occurs when facilitating the user to find out electric circuit diagram design.
Consulting shown in Figure 2ly, is the functional block diagram of Fig. 1 Computer 2 preferred embodiments of the present invention.This computing machine 2 also comprises storer 270 and processor 280 except comprising circuit diagram verification of data system 200.This circuit diagram verification of data system 200 comprises and imports module 210, setting module 220, read module 230, judge module 240, labeling module 250 and preserve module 260.The sequencing code storage of module 210 to 260 is in storer 270, and processor 280 is carried out these sequencing codes, realizes the above-mentioned functions that circuit diagram verification of data system 200 provides.
Described importing module 200 is used for circuit diagram data importing with electric circuit diagram design software in the software with ranking function.In this preferred embodiment, described software with ranking function is the EXCEL software of Microsoft.
Described setting module 210 is used for setting screening conditions at the software with ranking function.Described screening conditions can be one, can be a plurality of.For example, set and search the screening conditions that component symbol is A, or set and search the screening conditions that component symbol is B, also can arrange simultaneously and search component symbol is that A and component symbol are the screening conditions of B.Can find some connecting line mistakes in circuit diagram by setting screening conditions, naming errors between end points, the problem such as connection error between module.
Described read module 230 is used for reading circuit diagram data.Every data have a numbering, and described read module 230 reads each circuit diagram data successively according to the order of numbering.
Described judge module 240 is used for judging whether these circuit diagram data that read meet the screening conditions of setting.By keyword (for example, A or B) these circuit diagram data are searched for, namely judge the key word that whether contains setting in these circuit diagram data, whether meet the screening conditions of setting to judge every circuit diagram data, for example, whether there is component symbol A in these circuit diagram data.
Described labeling module 250 marks for the circuit diagram data that will not meet screening conditions.For example, suppose that the circuit diagram data have ten, wherein through after search, finding has three circuit diagram data that do not meet screening conditions, these three circuit diagram data is carried out mark.The mode of mark is that every circuit diagram data markers that does not meet screening conditions is default color (for example, redness), also can with passage (for example, word " defective ") association, with reminding user.
Described judge module 240 also is used for having judged whether to read all circuit diagram data.
Described preservation module 260 is used for the circuit diagram data are saved in database 5.The circuit diagram data of this moment comprise the circuit diagram data that do not meet screening conditions through mark, and the user can check those circuit diagram defect of datas easily.
As shown in Figure 3, be the process flow diagram of circuit diagram verification of data method of the present invention preferred embodiment.
At first, step S 10, import module 200 with the circuit diagram data importing in electric circuit diagram design software in the software with ranking function.In this preferred embodiment, described software with ranking function is the EXCEL software of Microsoft.
Step S20, setting module 210 is set screening conditions in having the software of ranking function.Described screening conditions can be one, can be a plurality of.For example, set and search the screening conditions that component symbol is A, or set and search the screening conditions that component symbol is B, also can arrange simultaneously and search component symbol is that A and component symbol are the screening conditions of B.Can find some connecting line mistakes in circuit diagram by setting screening conditions, naming errors between end points, the problem such as connection error between module.
Step S30, read module 230 read circuit diagram data.Every data have a numbering, and described read module 230 reads each circuit diagram data successively according to the order of numbering.
Step S40, whether these circuit diagram data that judge module 220 judgements are read meet the screening conditions of setting.By keyword (for example, A or B) these circuit diagram data are searched for, namely judge the key word that whether contains setting in these circuit diagram data, whether meet the screening conditions of setting to judge every circuit diagram data, for example, whether there is component symbol A in these circuit diagram data.When these circuit diagram data that read did not meet the screening conditions of setting, flow process entered step S60.When screening conditions that this circuit diagram data fit that reads is set, flow process enters S50.
Step S50, the circuit diagram data that labeling module 250 will not meet screening conditions mark.For example, suppose that the circuit diagram data have ten, wherein through after search, finding has three circuit diagram data that do not meet screening conditions, these three circuit diagram data is carried out mark.The mode of mark is that every circuit diagram data markers that does not meet screening conditions is default color (for example, redness), also can with passage (for example, word " defective ") association, with reminding user.
Step S60, judge module 240 have judged whether to read all circuit diagram data.When having read whole all circuit diagram data, flow process enters step S70.When also having the circuit diagram data not read, flow process is returned to step S30.
It should be noted last that, above embodiment is only unrestricted in order to technical scheme of the present invention to be described, although with reference to above preferred embodiment, the present invention is had been described in detail, those of ordinary skill in the art is to be understood that, can modify or be equal to replacement technical scheme of the present invention, and not break away from the spirit and scope of technical solution of the present invention.
Claims (8)
1. a computer system that is used for the circuit diagram verification of data, is characterized in that, this computer system comprises:
Import module, be used for circuit diagram data importing with electric circuit diagram design software in the software with ranking function;
Setting module is used for setting screening conditions at the software with ranking function;
Read module is used for the reading circuit diagram data;
Labeling module is used for when the circuit diagram data that read do not meet the screening conditions of setting, the circuit diagram data that do not meet screening conditions being marked; And
Preserve module, be used for when having read whole circuit diagram data, the circuit diagram data being saved in database.
2. computer system as claimed in claim 1, is characterized in that, described circuit diagram data comprise component symbol, line, node and note.
3. computer system as claimed in claim 1, is characterized in that, described electric circuit diagram design software is Cadence Capture software.
4. computer system as claimed in claim 1, is characterized in that, described software with ranking function is the EXCEL software of Microsoft.
5. a circuit diagram verification of data method, is characterized in that, the method comprises the following steps:
With the circuit diagram data importing in electric circuit diagram design software in the software with ranking function;
Set screening conditions in having the software of ranking function;
The reading circuit diagram data;
When the circuit diagram data that read do not meet the screening conditions of setting, the circuit diagram data that do not meet screening conditions are marked; And
When having read whole circuit diagram data, the circuit diagram data are saved in database.
6. circuit diagram verification of data method as claimed in claim 5, is characterized in that, described circuit diagram data comprise component symbol, line, node and note.
7. circuit diagram verification of data method as claimed in claim 5, is characterized in that, described electric circuit diagram design software is Cadence Capture software.
8. circuit diagram verification of data method as claimed in claim 5, is characterized in that, described software with ranking function is the EXCEL software of Microsoft.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011103874263A CN103136395A (en) | 2011-11-29 | 2011-11-29 | Computer system used for circuit diagram data verification and circuit diagram data verification method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011103874263A CN103136395A (en) | 2011-11-29 | 2011-11-29 | Computer system used for circuit diagram data verification and circuit diagram data verification method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103136395A true CN103136395A (en) | 2013-06-05 |
Family
ID=48496218
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011103874263A Pending CN103136395A (en) | 2011-11-29 | 2011-11-29 | Computer system used for circuit diagram data verification and circuit diagram data verification method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103136395A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107194670A (en) * | 2017-05-31 | 2017-09-22 | 广船国际有限公司 | Weld seam progress display methods, device, terminal and computer-readable recording medium |
| CN109446366A (en) * | 2018-09-18 | 2019-03-08 | 上海移鸿信息科技有限公司 | A kind of implementation method of interactive digital circuit diagram |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020133796A1 (en) * | 2001-03-14 | 2002-09-19 | Mitsubishi Denki Kabushiki Kaisha | Apparatus and method for automatically verifying a designed circuit |
| CN1809250A (en) * | 2005-01-18 | 2006-07-26 | 英业达股份有限公司 | System and method of producing automatic wiring macros |
| CN101309173A (en) * | 2008-07-16 | 2008-11-19 | 北京直真节点技术开发有限公司 | Automatic concatenation algorithm for transmission network service circuit routing and data checking system |
| US20090089723A1 (en) * | 2007-09-28 | 2009-04-02 | Thomas Fletcher | Circuit design using a spreadsheet |
| CN101470866A (en) * | 2007-12-28 | 2009-07-01 | 技嘉科技股份有限公司 | Method and system for product test management |
-
2011
- 2011-11-29 CN CN2011103874263A patent/CN103136395A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020133796A1 (en) * | 2001-03-14 | 2002-09-19 | Mitsubishi Denki Kabushiki Kaisha | Apparatus and method for automatically verifying a designed circuit |
| CN1809250A (en) * | 2005-01-18 | 2006-07-26 | 英业达股份有限公司 | System and method of producing automatic wiring macros |
| US20090089723A1 (en) * | 2007-09-28 | 2009-04-02 | Thomas Fletcher | Circuit design using a spreadsheet |
| CN101470866A (en) * | 2007-12-28 | 2009-07-01 | 技嘉科技股份有限公司 | Method and system for product test management |
| CN101309173A (en) * | 2008-07-16 | 2008-11-19 | 北京直真节点技术开发有限公司 | Automatic concatenation algorithm for transmission network service circuit routing and data checking system |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107194670A (en) * | 2017-05-31 | 2017-09-22 | 广船国际有限公司 | Weld seam progress display methods, device, terminal and computer-readable recording medium |
| WO2018218833A1 (en) * | 2017-05-31 | 2018-12-06 | 广船国际有限公司 | Weld joint progress display method and device, terminal and computer readable storage medium |
| CN109446366A (en) * | 2018-09-18 | 2019-03-08 | 上海移鸿信息科技有限公司 | A kind of implementation method of interactive digital circuit diagram |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2020233330A1 (en) | Batch testing method, apparatus, and computer-readable storage medium | |
| CN107819627B (en) | System fault processing method and server | |
| CN112052242A (en) | Data query method and device, electronic equipment and storage medium | |
| CN110765750B (en) | Report data input method and terminal equipment | |
| CN112231417A (en) | Data classification method and device, electronic equipment and storage medium | |
| CN112115145A (en) | Data acquisition method and device, electronic equipment and storage medium | |
| CN112528013A (en) | Text abstract extraction method and device, electronic equipment and storage medium | |
| CN111985194A (en) | Data storage method and device, electronic equipment and storage medium | |
| US20070234241A1 (en) | Data processing system and method | |
| CN113434542A (en) | Data relation identification method and device, electronic equipment and storage medium | |
| CN101131663B (en) | Method for detecting installation correctness of computer PCI/PCI Express devices | |
| CN111427582B (en) | RTL code management method, device, equipment and computer readable storage medium | |
| CN116029080A (en) | Chip storage device design and verification method and device and electronic equipment | |
| CN103136395A (en) | Computer system used for circuit diagram data verification and circuit diagram data verification method | |
| CN113254446B (en) | Data fusion method, device, electronic equipment and medium | |
| CN112506931B (en) | Data query method, device, electronic equipment and storage medium | |
| CN115145870A (en) | Method and device for positioning reason of failed task, electronic equipment and storage medium | |
| CN112527655A (en) | Software version quality abnormity detection method and device, electronic equipment and storage medium | |
| CN111553133B (en) | Report generation method and device, electronic equipment and storage medium | |
| CN109639520B (en) | Computer-aided test method for network communication of reactor protection system | |
| CN113051171A (en) | Interface test method, device, equipment and storage medium | |
| CN113743802A (en) | Work order intelligent matching method and device, electronic equipment and readable storage medium | |
| CN112686759A (en) | Account checking monitoring method, device, equipment and medium | |
| CN113377857A (en) | Data distribution method and device, electronic equipment and readable storage medium | |
| CN111738005A (en) | Named entity alignment method and device, electronic equipment and readable storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130605 |
|
| WD01 | Invention patent application deemed withdrawn after publication |