CN111725196A - 一种高温原位紫外探测系统 - Google Patents

一种高温原位紫外探测系统 Download PDF

Info

Publication number
CN111725196A
CN111725196A CN202010611852.XA CN202010611852A CN111725196A CN 111725196 A CN111725196 A CN 111725196A CN 202010611852 A CN202010611852 A CN 202010611852A CN 111725196 A CN111725196 A CN 111725196A
Authority
CN
China
Prior art keywords
heat dissipation
chip
dbc
plate
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010611852.XA
Other languages
English (en)
Other versions
CN111725196B (zh
Inventor
汪炼成
彭程
黄强
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Changsha Anmuquan Intelligent Technology Co ltd
Original Assignee
Central South University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Central South University filed Critical Central South University
Priority to CN202010611852.XA priority Critical patent/CN111725196B/zh
Publication of CN111725196A publication Critical patent/CN111725196A/zh
Application granted granted Critical
Publication of CN111725196B publication Critical patent/CN111725196B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/167Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01JMEASUREMENT OF INTENSITY, VELOCITY, SPECTRAL CONTENT, POLARISATION, PHASE OR PULSE CHARACTERISTICS OF INFRARED, VISIBLE OR ULTRAVIOLET LIGHT; COLORIMETRY; RADIATION PYROMETRY
    • G01J1/00Photometry, e.g. photographic exposure meter
    • G01J1/42Photometry, e.g. photographic exposure meter using electric radiation detectors
    • G01J1/429Photometry, e.g. photographic exposure meter using electric radiation detectors applied to measurement of ultraviolet light
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01JMEASUREMENT OF INTENSITY, VELOCITY, SPECTRAL CONTENT, POLARISATION, PHASE OR PULSE CHARACTERISTICS OF INFRARED, VISIBLE OR ULTRAVIOLET LIGHT; COLORIMETRY; RADIATION PYROMETRY
    • G01J1/00Photometry, e.g. photographic exposure meter
    • G01J1/42Photometry, e.g. photographic exposure meter using electric radiation detectors
    • G01J1/44Electric circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3675Cooling facilitated by shape of device characterised by the shape of the housing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3731Ceramic materials or glass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3736Metallic materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/1608Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/0248Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
    • H01L31/0256Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by the material
    • H01L31/0264Inorganic materials
    • H01L31/0304Inorganic materials including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L31/03046Inorganic materials including, apart from doping materials or other impurities, only AIIIBV compounds including ternary or quaternary compounds, e.g. GaAlAs, InGaAs, InGaAsP
    • H01L31/03048Inorganic materials including, apart from doping materials or other impurities, only AIIIBV compounds including ternary or quaternary compounds, e.g. GaAlAs, InGaAs, InGaAsP comprising a nitride compounds, e.g. InGaN
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/544Solar cells from Group III-V materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Inorganic Chemistry (AREA)
  • Electromagnetism (AREA)
  • Led Device Packages (AREA)
  • Photometry And Measurement Of Optical Pulse Characteristics (AREA)
  • Light Receiving Elements (AREA)

Abstract

本发明这种高温原位紫外探测系统,包括有散热模块和原位日盲紫外探测器;散热模块会组成一个腔体,原位日盲紫外探测器包括有SiCMOSFET芯片、续流二极管FWD芯片、紫外探测器芯片、多块DBC板、集电极、发射极、栅极以及相对应的端子;其中SiCMOSFET芯片、续流二极管FWD芯片安装于散热模块的腔体内部,SiCMOSFET芯片、续流二极管FWD芯片通过焊接的方式固定于DBC板上,DBC板与散热模块的焊料层连接;紫外探测器芯片位于腔体外部,紫外探测器芯片通过焊接的方式固定于DBC板上,DBC板固定散热模块的顶部;SiCMOSFET芯片、续流二极管FWD芯片、紫外探测器芯片、DBC板、集电极、发射极子、栅极之间通过电路进行互连。本发明采用AlGaN基紫外探测器芯片最高使用温度可达到300℃。

Description

一种高温原位紫外探测系统
技术领域
本发明属于功率模块集成技术领域,具体涉及一种高温原位紫外探测系统。
背景技术
航天器发动机喷流向外部真空环境自由膨胀会形成真空羽流受羽流效应影响航天器太阳能电池板功率和热控涂层表面反射率会降低严重时整个航天任务可能会失败。因此在航天器设计中必须考虑羽流效应的影响为了直接掌握发动机羽流的辐射特性可以进行在轨羽流监视但考虑到不能影响发动机及航天活动的正常运行因此非接触式的光谱遥感观测是最好的选择,其中紫外光谱测量能够获得喷流的紫外辐射特性为进一步研究羽流提供更加详实的数据。
在飞机汽车发动机运行过程中温度通常会超过200℃,高于设备所用的传统微芯片一般能耐受的最高温度。在该环境的测量中,由于受制于集成电路的温度现状,传统的传感器多采用传感器与变送器电路分离的结构设计。传统的CMOS芯片有时能耐受250℃的高温,但其性能与可靠性会迅速下降。还有一种方法是对热敏感的微芯片实施持续冷却,但是很难实现。
发明内容
本发明的目的是提供一种在高温下可实时检测发动机燃烧状态的高温原位紫外探测系统。
本发明这种高温原位紫外探测系统,包括有散热模块和原位日盲紫外探测器;散热模块会组成一个腔体,原位日盲紫外探测器包括有SiCMOSFET芯片、续流二极管FWD芯片、紫外探测器芯片、多块DBC板、集电极、发射极、栅极以及相对应的端子;其中SiCMOSFET芯片、续流二极管FWD芯片安装于散热模块的腔体内部,SiCMOSFET芯片、续流二极管FWD芯片通过焊接的方式固定于DBC板上,DBC板与散热模块的焊料层连接;紫外探测器芯片位于腔体外部,紫外探测器芯片通过焊接的方式固定于DBC板上,DBC板固定散热模块的顶部;散热模块包括有单面散热模块和双面散热模块;SiCMOSFET芯片、续流二极管FWD芯片、紫外探测器芯片、DBC板、集电极、发射极子、栅极之间通过电路进行互连。
所述的单面散热模块,包括有底部的单面散热层、树脂腔体外壳以及腔体内部填充的硅胶,其中底部为单面散热层从下到上为Al基金刚石基板和覆铜陶瓷基板DBC,覆铜陶瓷基板DBC通过焊料层与高温原位日盲紫外探测器的DBC板连接。
所述的双面散热膜块,包括有底部和顶部的散热层以及两个散热层构成的腔体内填充硅胶,底部散热层从下到上为Al基金刚石基板和覆铜陶瓷基板DBC,顶部的散热层上到下为Al基金刚石基板和覆铜陶瓷基板DBC,顶部散热层和底部散热层的覆铜陶瓷基板DBC分别通过焊料层与高温原位日盲紫外探测器的上表面和下表面连接。
所述的电路互连的方式包括有引线键合、印刷电路和倒装焊接中的一种或多种;原位日盲紫外探测器中有四块DBC板;紫外探测器芯片为AlGaN基紫外探测芯片。
所述的散热模块为双面散热模块,电路互连的方式为全焊接无引线的高温原位紫外探测系统的结构为:底部散热层由下到上为Al基金刚石基板和覆铜陶瓷基板DBC,覆铜陶瓷基板DBC上为焊料层;
焊料层上有第一块DBC板上,在第一块DBC板上分别焊接FWD芯片和SiCMOSFET芯片,接着在FWD芯片上表面和SiCMOSFET芯片的部分上表面焊接第二块DBC板,SiCMOSFET芯片另一部分上表面焊接第三块DBC板,并在第三块DCB板上引出栅极至顶部散热层外,第二块与第三块DBC板之间不接触;
在第二块和第三块DBC板上通过焊料层与顶部散热层连接,顶部散热层由上到下为Al基金刚石基板和覆铜陶瓷基板DBC;
在顶部散热层的Al基金刚石基板引出的栅极位置安装第四块DCB板,栅极与第四块DCB板是接触的,在第四块DCB板上焊接紫外探测芯片,并在紫外探测芯片顶部引出栅极端子;
在第一块DCB板上引出集电极及相应的端子,在第二块DCB板上引出发射电极及相应的端子;集电极端子和发射电极端子都在散热层组成腔体外面;
在上述结构组成的腔体内填充硅胶,即获得高温原位紫外探测系统。
所述的散热模块为单面散热模块,电路互连的方式为引线键合的高温原位紫外探测系统的结构为:
散热模块包括底部散热层和树脂腔体外壳,树脂腔体外壳以底部散热层为基底;底部散热层由下到上为Al基金刚石基板和覆铜陶瓷基板DBC,覆铜陶瓷基板DBC上为焊料层;
焊料层上有3块DBC板,三块DBC板之间不接触,在第二块DBC板上焊接分别焊接FWD芯片和SiCMOSFET芯片,第三块DBC板上引出栅极至顶部树脂腔体外壳外,在第一块DCB板引出发射极端子至顶部树脂腔体外壳外,第二块DCB板引出集电极至顶部树脂腔体外壳外;在树脂腔体外壳引出栅极的位置安装第四块DBC板,第四块DBC板与栅极是接触的,在第四块DBC板上焊接紫外探测器芯片,并在紫外探测芯片顶部引出栅极端子;
第一块DCB板通过引线与FWD芯片连接,集电极分别通过引线与FWD芯片和SiCMOSFET芯片连接,SiCMOSFET芯片通过引线与第三块DCB板连接;
集电极端子和发射电极端子都在树脂腔体外壳外部;
向树脂腔体内填充硅胶,即得高温原位紫外探测系统。
所述的散热模块为双面散热模块,电路互连的方式为引线键合与焊接的组合的高温原位紫外探测系统的结构为:
底部散热层由下到上为Al基金刚石基板和覆铜陶瓷基板DBC,覆铜陶瓷基板DBC上为焊料层;
焊料层上2块DBC板,2块DBC之间不接触,在第一块DBC板上分别焊接FWD芯片和SiCMOSFET芯片,接着在FWD芯片上表面和SiCMOSFET芯片部分上表面焊接第三块DBC板;SiCMOSFET芯片另一部分上表面与第二块DBC板通过引线连接,在第二块DCB板上引出栅极至顶部散热层外,
在第一块DBC板上引出集电极及相应的端子;第三块DBC板上引出发射极及相应的端子;
在第三块DBC板上通过焊料层与顶部散热层连接,顶部散热层由上到下为Al基金刚石基板和覆铜陶瓷基板DBC;
在顶部散热层的Al基金刚石基板上引出栅极的位置,安装第四块DCB板,栅极与第四块DCB板是接触的,在第四块DCB板上焊接紫外探测芯片,并在紫外探测芯片顶部引出栅极端子;
集电极端子和发射电极端子都在散热层组成腔体外面;
在上述散热模块组成的腔体内填充硅胶,即获得高温原位紫外探测系统。
(在散热模块和原位日盲紫外探测器都会有覆铜陶瓷基板DBC,为了便于区分覆铜陶瓷基板DBC,散热层的覆铜陶瓷基板DBC就用原名,原位日盲紫外探测器中的覆铜陶瓷基板DBC简称为DBC板)
本发明的原理:本发明利用AlGaN基紫外探测芯片和SiC基MOSFET芯片具有耐高温的特性,可以在高温环境中原位读出光响应电流,因而可发动机燃烧过程的进行监测;但是受燃烧状态的影响,单一的芯片对检测的稳定性不佳,为了进一步提高检测的准确性,我们将SiCFWD芯片和SiCMOSFET芯片进行进一步的集成,为了保证SiCFWD芯片和SiCMOSFET芯片不受高温的影响,专门设计的散热模块,进一步保证检测的稳定性。
本发明的有益效果:本发明通过AlGaN基紫外探测器芯片实现高温原位日盲紫外探测,并与用SiC MOSFET芯片和FWD芯片构成原位检测控制系统,可以原位实时监控汽车、飞机和火箭等发动机的燃烧状态。本发明采用AlGaN基紫外探测器芯片最高使用温度可达到300℃。
附图说明
图1实施例1中的高温原位紫外探测系统的结构图;
图2实施例2中的高温原位紫外探测系统的结构图;
图3适合私利3中的高温原位紫外探测系统的结构图。
其中,1-Al基金刚石基板,2-散热模块中的覆铜陶瓷基板DBC;3-焊料层;4-树脂腔体外科,5-硅胶填充体;6-原位日盲紫外探测器中的覆铜陶瓷基板DBC7-FWD芯片,8-SiCMOSFET芯片,9-紫外探测器芯片,10-发射极,11-集电极,12-栅极,13-引线;61-第一块DBC板,62-第二块DBC板,63-第三块DBC板,64-第四块DBC板;101-发射极端子,111-集电极端子,121-栅极端子。
具体实施方式
实施例1
本实施例提供的高温原位紫外探测系统:散热模块为双面散热模块,电路互连的方式为全焊接无引线;具体结构如图1所示。
所述的散热模块为双面散热模块,电路互连的方式为全焊接无引线的高温原位紫外探测系统的结构为:底部散热层由下到上为Al基金刚石基板1和覆铜陶瓷基板DBC 2,覆铜陶瓷基板DBC 2上为焊料层3;
焊料层3上有第一块DBC板61上,在第一块DBC板61上分别焊接FWD芯片7和SiCMOSFET芯片8,接着在FWD芯片7上表面和SiCMOSFET芯片8的部分上表面焊接第二块DBC板62,SiCMOSFET芯片8另一部分上表面焊接第三块DBC板63,并在第三块DCB板63上引出栅极12至顶部散热层外,第二块与第三块DBC板之间不接触;
在第二块和第三块DBC板上通过焊料层3与顶部散热层连接,顶部散热层由上到下为Al基金刚石基板1和覆铜陶瓷基板DBC 2;
在顶部散热层的Al基金刚石基板1引出的栅极12位置处安装第四块DCB板64,栅极与第四块DCB板64是接触的,在第四块DCB板64上焊接紫外探测芯片9,并在紫外探测芯片9顶部引出栅极端子121;
在第一块DCB板上引出集电极11及相应的端子111,在第二块DCB板上引出发射电极10及相应的端子101;集电极端子111和发射电极端子101都在散热层组成腔体外面;
在上述结构组成的腔体内填充硅胶5,即获得高温原位紫外探测系统。
本实施例中采用紫外探测器芯片9为AlGaN基紫外探测芯片。
实施例2
本实施例提供的高温原位紫外探测系统:散热模块为单面散热模块,电路互连的方式为引线键合,具体结构如图2所示:
散热模块包括底部散热层和树脂腔体外壳4,树脂腔体外壳4以底部散热层为基底;底部散热层由下到上为Al基金刚石基板1和覆铜陶瓷基板DBC 2,覆铜陶瓷基板DBC2上为焊料层3;
焊料层上有3块DBC板6,三块DBC板6之间不接触,在第二块DBC板62接分别焊接FWD芯片7和SiCMOSFET芯片8,第三块DBC板63上引出栅极12至顶部树脂腔体外壳4外,在第一块DCB板61引出发射极端子101至顶部树脂腔体外壳4外,第二块DCB板62引出集电极11至顶部树脂腔体外壳4外;在树脂腔体外壳4引出栅极12的位置安装第四块DBC板64,第四块DBC板64与栅极12是接触的,在第四块DBC板64上焊接紫外探测器芯片9,并在紫外探测芯片9顶部引出栅极端子121;
第一块DCB板61通过引线13与FWD芯片7连接,集电极11分别通过引线13与FWD芯片7和SiCMOSFET芯片8连接,SiCMOSFET芯片8通过引线13与第三块DCB板63连接;
集电极端子111和发射电极端子101都在树脂腔体外壳外部;
向树脂腔体内填充硅胶5,即得高温原位紫外探测系统。
本实施例中采用紫外探测器芯片9为AlGaN基紫外探测芯片。
实施例3
本实施例提供的高温原位紫外探测系统:散热模块为双面散热模块,电路互连的方式为引线键合与焊接的组合,具体结构如图3所示:
底部散热层由下到上为Al基金刚石基板1和覆铜陶瓷基板DBC 2,覆铜陶瓷基板DBC 2上为焊料层3;
焊料层3上2块DBC板6,2块DBC 6之间不接触,在第一块DBC板61上分别焊接FWD芯片7和SiCMOSFET芯片8,接着在FWD芯片7上表面和SiCMOSFET芯片8部分上表面焊接第三块DBC板63;SiCMOSFET芯片8另一部分上表面与第二块DBC板62通过引线连接,在第二块DCB板62上引出栅极12至顶部散热层外,
在第一块DBC板61上引出集电极11及相应的端子111;第三块DBC板63上引出发射极10及相应的端子101;
在第三块DBC板63上通过焊料层3与顶部散热层连接,顶部散热层由上到下为Al基金刚石基板1和覆铜陶瓷基板DBC 2;
在顶部散热层的Al基金刚石基板1上引出栅极12的位置,安装第四块DCB板64,栅极12与第四块DCB板64是接触的,在第四块DCB板64上焊接紫外探测芯片9,并在紫外探测芯片9顶部引出栅极端子121;
集电极端子111和发射电极端子101都在散热层组成腔体外面;
在上述散热模块组成的腔体内填充硅胶5,即获得高温原位紫外探测系统。
本实施例中采用紫外探测器芯片9为AlGaN基紫外探测芯片。

Claims (7)

1.一种高温原位紫外探测系统,其特征在于,包括有散热模块和原位日盲紫外探测器;散热模块会组成一个腔体,原位日盲紫外探测器包括有SiCMOSFET芯片、续流二极管FWD芯片、紫外探测器芯片、多块DBC板、集电极、发射极、栅极以及相对应的端子;其中SiCMOSFET芯片、续流二极管FWD芯片安装于散热模块的腔体内部,SiCMOSFET芯片、续流二极管FWD芯片通过焊接的方式固定于DBC板上,DBC板与散热模块的焊料层连接;紫外探测器芯片位于腔体外部,紫外探测器芯片通过焊接的方式固定于DBC板上,DBC板固定散热模块的顶部;散热模块包括有单面散热模块和双面散热模块;SiCMOSFET芯片、续流二极管FWD芯片、紫外探测器芯片、DBC板、集电极、发射极子、栅极之间通过电路进行互连。
2.根据权利要求1所述的高温原位紫外探测系统,其特征在于,所述的单面散热模块,包括有底部的单面散热层、树脂腔体外壳以及腔体内部填充的硅胶,其中底部为单面散热层从下到上为Al基金刚石基板和覆铜陶瓷基板DBC,覆铜陶瓷基板DBC通过焊料层与高温原位日盲紫外探测器的DBC板连接。
3.根据权利要求1所述的高温原位紫外探测系统,其特征在于,所述的双面散热膜块,包括有底部和顶部的散热层以及两个散热层构成的腔体内填充硅胶,底部散热层从下到上为Al基金刚石基板和覆铜陶瓷基板DBC,顶部的散热层上到下为Al基金刚石基板和覆铜陶瓷基板DBC,顶部散热层和底部散热层的覆铜陶瓷基板DBC分别通过焊料层与高温原位日盲紫外探测器的上表面和下表面连接。
4.根据权利要求1所述的高温原位紫外探测系统,其特征在于,所述的电路互连的方式包括有引线键合、印刷电路和倒装焊接中的一种或多种;原位日盲紫外探测器中有四块DBC板;紫外探测器芯片为AlGaN基紫外探测芯片。
5.根据权利要求3或4所述的高温原位紫外探测系统,其特征在于,所述的散热模块为双面散热模块,电路互连的方式为全焊接无引线的高温原位紫外探测系统的结构为:底部散热层由下到上为Al基金刚石基板和覆铜陶瓷基板DBC,覆铜陶瓷基板DBC上为焊料层;
焊料层上有第一块DBC板上,在第一块DBC板上分别焊接FWD芯片和SiCMOSFET芯片,接着在FWD芯片上表面和SiCMOSFET芯片的部分上表面焊接第二块DBC板,SiCMOSFET芯片另一部分上表面焊接第三块DBC板,并在第三块DCB板上引出栅极至顶部散热层外,第二块与第三块DBC板之间不接触;
在第二块和第三块DBC板上通过焊料层与顶部散热层连接,顶部散热层由上到下为Al基金刚石基板和覆铜陶瓷基板DBC;
在顶部散热层的Al基金刚石基板引出的栅极位置安装第四块DCB板,栅极与第四块DCB板是接触的,在第四块DCB板上焊接紫外探测芯片,并在紫外探测芯片顶部引出栅极端子;
在第一块DCB板上引出集电极及相应的端子,在第二块DCB板上引出发射电极及相应的端子;集电极端子和发射电极端子都在散热层组成腔体外面;在上述结构组成的腔体内填充硅胶,即获得高温原位紫外探测系统。
6.根据权利要求2或4所述的高温原位紫外探测系统,其特征在于,所述的散热模块为单面散热模块,电路互连的方式为引线键合的高温原位紫外探测系统的结构为:
散热模块包括底部散热层和树脂腔体外壳,树脂腔体外壳以底部散热层为基底;底部散热层由下到上为Al基金刚石基板和覆铜陶瓷基板DBC,覆铜陶瓷基板DBC上层为焊料层;
焊料层上有3块DBC板,三块DBC板之间不接触,在第二块DBC板上焊接分别焊接FWD芯片和SiCMOSFET芯片,第三块DBC板上引出栅极至顶部树脂腔体外壳外,在第一块DCB板引出发射极端子至顶部树脂腔体外壳外,第二块DCB板引出集电极至顶部树脂腔体外壳外;在树脂腔体外壳引出栅极的位置安装第四块DBC板,第四块DBC板与栅极是接触的,在第四块DBC板上焊接紫外探测器芯片,并在紫外探测芯片顶部引出栅极端子;
第一块DCB板通过引线与FWD芯片连接,集电极分别通过引线与FWD芯片和SiCMOSFET芯片连接,SiCMOSFET芯片通过引线与第三块DCB板连接;
集电极端子和发射电极端子都在树脂腔体外壳外部;
向树脂腔体内填充硅胶,即得高温原位紫外探测系统。
7.根据权利要求3或4所述的高温原位紫外探测系统,其特征在于,所述的散热模块为双面散热模块,电路互连的方式为引线键合与焊接的组合的高温原位紫外探测系统的结构为:
底部散热层由下到上为Al基金刚石基板和覆铜陶瓷基板DBC,覆铜陶瓷基板DBC上为焊料层;
焊料层上2块DBC板,2块DBC之间不接触,在第一块DBC板上分别焊接FWD芯片和SiCMOSFET芯片,接着在FWD芯片上表面和SiCMOSFET芯片部分上表面焊接第三块DBC板;SiCMOSFET芯片另一部分上表面与第二块DBC板通过引线连接,在第二块DCB板上引出栅极至顶部散热层外,
在第一块DBC板上引出集电极及相应的端子;第三块DBC板上引出发射极及相应的端子;
在第三块DBC板上通过焊料层与顶部散热层连接,顶部散热层由上到下为Al基金刚石基板和覆铜陶瓷基板DBC;
在顶部散热层的Al基金刚石基板上引出栅极的位置,安装第四块DCB板,栅极与第四块DCB板是接触的,在第四块DCB板上焊接紫外探测芯片,并在紫外探测芯片顶部引出栅极端子;
集电极端子和发射电极端子都在散热层组成腔体外面;
在上述散热模块组成的腔体内填充硅胶,即获得高温原位紫外探测系统。
CN202010611852.XA 2020-06-30 2020-06-30 一种高温原位紫外探测系统 Active CN111725196B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010611852.XA CN111725196B (zh) 2020-06-30 2020-06-30 一种高温原位紫外探测系统

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010611852.XA CN111725196B (zh) 2020-06-30 2020-06-30 一种高温原位紫外探测系统

Publications (2)

Publication Number Publication Date
CN111725196A true CN111725196A (zh) 2020-09-29
CN111725196B CN111725196B (zh) 2023-11-28

Family

ID=72570153

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010611852.XA Active CN111725196B (zh) 2020-06-30 2020-06-30 一种高温原位紫外探测系统

Country Status (1)

Country Link
CN (1) CN111725196B (zh)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101175389A (zh) * 2006-11-21 2008-05-07 中山大学 一种微热管散热基板
WO2013005474A1 (ja) * 2011-07-04 2013-01-10 本田技研工業株式会社 半導体装置
CN103021979A (zh) * 2011-09-21 2013-04-03 株式会社东芝 半导体装置
CN107887368A (zh) * 2017-10-13 2018-04-06 天津大学 采用低温烧结纳米银的双面互连硅基igbt模块的方法
CN108172663A (zh) * 2017-12-27 2018-06-15 中国科学院长春光学精密机械与物理研究所 一种ZnMgO日盲紫外探测器的封装方法及封装结构
CN109920785A (zh) * 2019-03-13 2019-06-21 黄山学院 双面散热ipm混合模块的封装结构及加工工艺
CN110047968A (zh) * 2019-04-17 2019-07-23 中南大学 一种AlGaN基3D倒装焊MSM阵列紫外探测器的制备方法
KR20190095998A (ko) * 2018-02-08 2019-08-19 현대모비스 주식회사 전력용 반도체 모듈

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101175389A (zh) * 2006-11-21 2008-05-07 中山大学 一种微热管散热基板
WO2013005474A1 (ja) * 2011-07-04 2013-01-10 本田技研工業株式会社 半導体装置
CN103021979A (zh) * 2011-09-21 2013-04-03 株式会社东芝 半导体装置
CN107887368A (zh) * 2017-10-13 2018-04-06 天津大学 采用低温烧结纳米银的双面互连硅基igbt模块的方法
CN108172663A (zh) * 2017-12-27 2018-06-15 中国科学院长春光学精密机械与物理研究所 一种ZnMgO日盲紫外探测器的封装方法及封装结构
KR20190095998A (ko) * 2018-02-08 2019-08-19 현대모비스 주식회사 전력용 반도체 모듈
CN109920785A (zh) * 2019-03-13 2019-06-21 黄山学院 双面散热ipm混合模块的封装结构及加工工艺
CN110047968A (zh) * 2019-04-17 2019-07-23 中南大学 一种AlGaN基3D倒装焊MSM阵列紫外探测器的制备方法

Also Published As

Publication number Publication date
CN111725196B (zh) 2023-11-28

Similar Documents

Publication Publication Date Title
US4410874A (en) Large area hybrid microcircuit assembly
EP2779231B1 (en) Power overlay structure and method of making same
US4372037A (en) Large area hybrid microcircuit assembly
US8653635B2 (en) Power overlay structure with leadframe connections
US10763244B2 (en) Power module having power device connected between heat sink and drive unit
WO2006007162A2 (en) Thermoelectric module
US5685071A (en) Method of constructing a sealed chip-on-board electronic module
US20200126925A1 (en) Semiconductor sub-assembly and semiconductor power module
CN111725196B (zh) 一种高温原位紫外探测系统
US20090121340A1 (en) Fully testable surface mount die package configured for two-sided cooling
CN108292638B (zh) 电子功率模块
CN106285624A (zh) 一种测井仪器数据采集器件及装置
JPS6220707B2 (zh)
CN113097155A (zh) 一种芯片导热模块及其制备方法
Yin et al. High temperature embedded power module
Yu et al. Integrated Circuit Package Types
CN210129509U (zh) 芯片封装、智能功率模块及空调器
Slater et al. LTCC: A packaging technology suitable for high density integration and high temperature applications
US20230307314A1 (en) Direct bond copper substrate with metal filled ceramic substrate indentations
Gundel et al. Highly reliable and cost effective thick film substrates for power LEDs
US20230335459A1 (en) Thermal mismatch reduction in semiconductor device modules
KR20220160248A (ko) 인버터 파워모듈
Trigg et al. Thermal performance and reliability aspects of silicon hybrid multi-chip modules
Boettcher et al. Development of embedded power electronics modules for automotive applications
Jaziri et al. A novel 2-in-1 heat management and recovery system for sustainable electronics

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20230117

Address after: East of the second floor, Building C, Lugu High-level Talents Innovation and Entrepreneurship Park, No. 1698, Yuelu West Avenue, High-tech Development Zone, Changsha City, Hunan Province, 410221

Applicant after: Changsha Anmuquan Intelligent Technology Co.,Ltd.

Address before: Yuelu District City, Hunan province 410083 Changsha Lushan Road No. 932

Applicant before: CENTRAL SOUTH University

GR01 Patent grant
GR01 Patent grant