CN111058001A - MgO与MgMO层的形成方法 - Google Patents

MgO与MgMO层的形成方法 Download PDF

Info

Publication number
CN111058001A
CN111058001A CN201910983061.7A CN201910983061A CN111058001A CN 111058001 A CN111058001 A CN 111058001A CN 201910983061 A CN201910983061 A CN 201910983061A CN 111058001 A CN111058001 A CN 111058001A
Authority
CN
China
Prior art keywords
layer
mgo
monolayer
oxidation
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201910983061.7A
Other languages
English (en)
Inventor
沙希·帕特尔
真杰诺
王郁仁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Publication of CN111058001A publication Critical patent/CN111058001A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/0021Reactive sputtering or evaporation
    • C23C14/0036Reactive sputtering
    • C23C14/0042Controlling partial pressure or flow rate of reactive or inert gases with feedback of measurements
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/14Metallic material, boron or silicon
    • C23C14/16Metallic material, boron or silicon on metallic substrates or on substrates of boron or silicon
    • C23C14/165Metallic material, boron or silicon on metallic substrates or on substrates of boron or silicon by cathodic sputtering
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00Galvanomagnetic devices
    • H10N50/01Manufacture or treatment
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/0021Reactive sputtering or evaporation
    • C23C14/0036Reactive sputtering
    • C23C14/0073Reactive sputtering by exposing the substrates to reactive gases intermittently
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/08Oxides
    • C23C14/081Oxides of aluminium, magnesium or beryllium
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/14Metallic material, boron or silicon
    • C23C14/18Metallic material, boron or silicon on other inorganic substrates
    • C23C14/185Metallic material, boron or silicon on other inorganic substrates by cathodic sputtering
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/34Sputtering
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/58After-treatment
    • C23C14/5806Thermal treatment
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/58After-treatment
    • C23C14/5846Reactive treatment
    • C23C14/5853Oxidation
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/58After-treatment
    • C23C14/5873Removal of material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F41/00Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
    • H01F41/14Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates
    • H01F41/30Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE]
    • H01F41/302Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE] for applying spin-exchange-coupled multilayers, e.g. nanostructured superlattices
    • H01F41/305Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE] for applying spin-exchange-coupled multilayers, e.g. nanostructured superlattices applying the spacer or adjusting its interface, e.g. in order to enable particular effect different from exchange coupling
    • H01F41/307Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE] for applying spin-exchange-coupled multilayers, e.g. nanostructured superlattices applying the spacer or adjusting its interface, e.g. in order to enable particular effect different from exchange coupling insulating or semiconductive spacer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00Galvanomagnetic devices
    • H10N50/10Magnetoresistive devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00Galvanomagnetic devices
    • H10N50/80Constructional details
    • H10N50/85Magnetic active materials
    • CCHEMISTRY; METALLURGY
    • C01INORGANIC CHEMISTRY
    • C01FCOMPOUNDS OF THE METALS BERYLLIUM, MAGNESIUM, ALUMINIUM, CALCIUM, STRONTIUM, BARIUM, RADIUM, THORIUM, OR OF THE RARE-EARTH METALS
    • C01F5/00Compounds of magnesium
    • C01F5/02Magnesia
    • C01F5/04Magnesia by oxidation of metallic magnesium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01012Magnesium [Mg]

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Organic Chemistry (AREA)
  • Metallurgy (AREA)
  • Mechanical Engineering (AREA)
  • Materials Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Nanotechnology (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Inorganic Chemistry (AREA)
  • Fluid Mechanics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Thermal Sciences (AREA)
  • Hall/Mr Elements (AREA)
  • Mram Or Spin Memory Techniques (AREA)

Abstract

使用制程流程形成MgO层,其中在小于200℃的温度下,沉积Mg层在基材上,然后进行200℃和900℃之间的退火,200℃和400℃之间较佳,以使Mg蒸气压达到大于10‑6Torr,大部分的Mg层升华并留下Mg单层。在‑223℃和900℃之间进行氧化后,会生成MgO单层,其中Mg:O的比例正好为1:1,从而避免与膜缺陷相关的氧化不足或氧化过度状态。当MgO为通道阻障或高介电常数增强层时,制程流程可以重复一或多次以产生期望的厚度和电阻×面积值。此外,可以在Mg沉积期间添加掺杂元素(M)以改变所得MgMO层中的电导性和能带结构。

Description

MgO与MgMO层的形成方法
技术领域
本公开关于一种形成MgO层的方法,其中所有的Mg原子都被氧化,并且没有含有多余的氧(Mg:O比例为1:1),当使用温度低于200℃沉积Mg的制程,之后升高基材的温度以气化Mg,并在氧化成MgO单层之前留下单层Mg,之后重复此制程一或多次,从而改善MgO结晶度、调整在产物MgO层中的电阻×面积(RA)值、并避免氧化不足或过度氧化相关的缺陷。
背景技术
磁通道接面(magnetic tunnel junctions,MTJs)具有广泛的应用,包括通道磁阻(tunneling magnetoresistance,TMR)式硬碟读头、磁感应器、磁阻式随机存取记忆体(magnetic random access memory,MRAM)以及其他基于自旋逻辑的装置。特别对于MRAM的应用,由于使用自旋力矩转移-磁阻式随机存取记忆体(STT-MRAM)的低写入电流,垂直磁化MTJs(p-MTJs)引起人们的极大兴趣。J Slonczewski在“磁性多层的电流驱动激发”中J.Magn.Magn.Mater.V 159、L1-L7(1996)描述用于写入记忆位元的STT-MRAM技术,该技术著名的为其长数据保留时间,和以相对简单的架构在高密度记忆体阵列中制造的能力。
P-MTJs的一般结构中,第一和第二磁层分别接触绝缘通道阻障的底表面和顶表面。被称为固定层的磁层具有面外方向(即+z方向)固定的磁化强度。另一磁层称为自由层,其磁化强度可以在+z方向(平行或P状态)或-z方向(反平行或AP状态)。P状态(Rp)和AP状态(Rap)之间的电阻差由方程式(Rap-Rp)/Rp表征,在下文中称为DRR。对于p-MTJs装置,重要的是具有大的DRR,因为该值直接相关于记忆体位元的读取余量,或者有多容易区分P状态和AP状态(0或1位元)。
对于使用于嵌入式记忆体应用中的p-MTJs装置阵列,控制Rp和DRR值的分布非常重要。由于嵌入式放大电路仅在特定范围的Rp和DRR值内运行,因此无法有效读取超出Rp或DRR可接受范围的p-MTJ装置,并且记忆体位元将会失效。
控制p-MTJ装置性能并保持紧密Rp和DRR分布的关键为通道阻障的品质。典型的通道阻障由一种或多种MgO、Al2O3和其他金属氧化物组成。通道阻障很容易形成针孔、晶粒边界或其他“弱”点,这些缺陷会局部降低通道阻障的高度或电阻,从而导致p-MTJ具有低电阻(RA)和低DRR。如果缺陷随机分布,则p-MTJ阵列可能会有一些受通道阻障缺陷影响的装置,并且其Rp和DRR低于主要群体位元(main population of bits),从而导致读取和写入失败。这些主要群体之外的位元称为“低尾”位元。
历史上已采用两种方法形成MgO。一种是使用射频(radio-frequency,RF)溅射或电子束(electron beam,e-beam)气化沉积MgO。第二种技术是通过暴露于气流(自然氧化或NOX)或暴露于氧基的电浆(自由基氧化或ROX)或臭氧来氧化以沉积Mg。这两种方法可能会导致MgO明显氧化不足,其中Mg原子大抵未被氧化,从而降低DRR,或者导致过度氧化MgO层,在随后的制程中,松散束缚的氧自由扩散并导致相邻的磁层被氧化,也会降低装置性能。
因此,需要一种新的方法形成MgO,其中归因于氧化不足或氧化过度的缺陷数量大抵减少。换句话说,期望有一种技术能制造具有1:1的Mg:O比例,并且不包含过量的氧的MgO层,以防止氧在后续制程扩散到相邻层中。
发明内容
本公开的一个目的是提供一种形成具有Mg:O比例为1:1的MgO层的方法,其中所有Mg原子都被氧化并且不包含松散键结的氧。
第二个目的是提供根据第一个目的的MgO层,在制造MRAM、硬碟驱动器(hard diskdrive,HDD)、磁传感器或自旋逻辑装置时,可以将其用作通道阻障、高介电常数增强层或绝缘层。
根据本公开的一个实施例,MgO层包括依次形成在基材上的多个MgO单层。基材可以是磁层,例如p-MTJ中的钉扎层或自由层,或者是p-MTJ中部分完成的通道阻障层或高介电常数增强层中的金属氧化物层,或者MRAM、HDD、磁传感器或自旋逻辑装置内部分完成的绝缘层中的介电层。作为磁层,基材可以包含Co和Fe之一或两者,且还包含一种或多种其他元素,例如Ni、B、Cr、V、Mn、Zr、Mo、Nb、Hf、Ta、W、Ir、Pd和Pt。作为金属氧化物层或介电层,基材可以是完全氧化或氧化不足的Mg、Al、Ti、Si或Ta的氧化物。
在一个实施例中,MgO层是由一系列步骤形成的,该步骤包括在RF或直流(DC)溅射沉积室中,例如在温度小于200℃下进行Mg沉积的第一步,以确保大部分接近基材的Mg物种会黏附在上面。接下来,在RF溅射沉积室中,或在溅射沉积主机架(mainframe)外部的真空炉中,以200℃至900℃之间的温度,较佳地从200℃至400℃,并以大于10-6Torr的基本压力对基材进行退火。退火制程使基材上大部分的Mg蒸发(升华),仅留下与基材上的氧原子或其他元素键结的Mg单层。在第三步中,将从前一步骤剩余的Mg单层在-223℃至900℃的温度下氧化,小于400℃较佳,从而形成具有Mg:O比例为1:1的MgO单层,因为任何不与Mg反应的氧从膜扩散出来,并从氧化腔室中去除。可将Mg沉积、升华和氧化的制程流程重复一次或多次,以依次构建多个MgO单层,这些MgO单层形成MgO层,并具有可提供期望RA值的厚度,并且其中有关氧化不足或过氧化的缺陷大抵被消除,与现有技术的MgO膜相比,化学计量有更好的控制以改善结晶结构。
在一些实施例中,退火和氧化步骤可以在同一温度下,在单个腔室中进行,以达到更快的产量。在另一个实施例中,如果Mg沉积温度大于200℃,并且等于退火和氧化温度,则所有三个步骤可以在同一腔室中完成。
在第二实施例中,可以在第一步骤期间修改第一实施例的制程流程,以包括选自Ti、V、Cr、Mn、Fe、Ga、In、Al、Si、Ge、Sn、Zr、Mo、Nb、Hf、Ta、W和N中的至少一种的掺杂元素M与Mg共沉积。掺杂元素在退火步骤中可能蒸发或可能不蒸发,并且在氧化步骤中可能不被氧化。因此,在所得的MgMO结构中可以实现与前两个实施例中制造的MgO层的(001)岩盐(bcc)结构不同的结晶结构。此外,与MgO层相比,可以使用M元素引入替代缺陷(substitutionaldefects),以改变MgMO膜中的能带结构或导电性。
附图说明
图1和图2为剖面图,显示垂直磁化磁通道接面(p-MTJs),其中通道阻障和高介电常数增强层其中一个或两者为本公开制程流程制成的MgO层。
图3为剖面图,显示图1中的p-MTJ,其已被图案化并且通过封装层和相邻的p-MTJs电性隔绝。
图4为MRAM阵列的顶视图,其中在行和列中形成复数个p-MTJs。
图5为根据本公开的第一实施例绘示在形成MgO层的第一步骤期间,在基材上沉积Mg。
图6为根据本公开的第一实施例绘示Mg从图5中的中间结构升华,从而在形成MgO层的第二步骤期间形成第一Mg单层。
图7为根据本公开的第一实施例绘示在图6的中间结构中氧化第一Mg单层,从而在形成MgO层的第三步骤期间形成第一MgO单层。
图8为根据本公开的第一实施例绘示在形成MgO层的第四步骤期间,在图7中的第一MgO单层上沉积Mg。
图9为根据本公开的第一实施例绘示在形成MgO层的第五步骤期间,Mg从图8中的中间结构升华以形成第二Mg单层。
图10为根据本公开的第一实施例绘示氧化图9中的第二Mg单层,从而在形成MgO层的第六步骤期间形成第二MgO单层。
图11为根据本公开实施例的图表,显示Mg的蒸发量与退火温度的关系。
图12为一图表,绘示多个温度下Mg和其他元素的蒸气压。
图13-图18为根据本公开的第二实施例绘示剖面图,显示形成掺杂MgO层的一系列步骤。
图19为一表格,列出多个金属氧化物形成的自由能。
其中,附图标记说明如下:
1~p-MTJ堆叠
10~基材
10-1~底电极
11~晶种层
12~参考层
13~MgO通道阻障
14~自由层
15~高介电常数增强层
16~盖层(硬掩模)
20~侧壁
21~MgO/FL界面
22~FL/高介电常数增强层界面
30/31/32/33/34/35~步骤
1a/1b/1c/1d~p-MTJ
10t~顶表面
12m/14m~磁化
13-0~MgO子层
13-1~第一Mg层
13d-1~MgM层
13d-2~第二掺杂层
13m1~Mg单层
13md1~MgM单层
13x1~第一MgO单层
13xd1~第一MgMO单层
13xd2~第二MgMO单层
16t~顶表面
25a~内层
25b~外层
25t~封装层顶表面
30d/33d~沉积
w1~宽度
x/y/z~方向
M~掺质
具体实施方式
本公开有关于一种形成具有Mg:O比例为1:1的MgO层的方法,并且没有包含多余的氧。当MgO层是p-MTJ中的通道阻障时,对化学计量的改进控制以及在多个退火步骤后得到的结晶结构,会得到更高的DRR(更少的缺陷和增强的自旋过滤效果)。根据本公开方法形成的MgO层也可以用作p-MTJ中的高介电常数增强层,或者用作磁性或半导体装置中的绝缘层。可以将p-MTJ合并到MRAM、STT-MRAM、用于HDD的读取头中的传感器、生物传感器或基于自旋逻辑的装置,例如自旋扭矩振荡器(spin torque oscillator,STO)中。在一些图中仅描绘一个p-MTJ元件,但是通常在磁性装置的制造过程中,数百万个p-MTJs被行列排列在基材上。p-MTJ中的层的厚度在z轴方向上,并且每个层的平面布置在x轴和y轴方向。术语“钉扎层”和“参考层”可以互换使用。
在相关的US 2013/0333254中,我们公开一种制造MgO通道阻障的方法,沉积在基材上的第一Mg层氧化不足以防止裂痕缺陷,其裂痕缺陷使氧气能够扩散到下面的磁层中。详细而言,第一Mg层在小于10-5Torr的氧气压力下施予被动氧化制程,然后将第二Mg层沉积在部分氧化的第一Mg层上,并在10-3Torr或更大的氧气压力下氧化第二Mg层。
现在,我们公开一种形成MgO的方法,该方法可提供对MgO的化学计量和结晶结构改善控制的好处,并且在调整RA和所得MgO层的厚度方面具有弹性。MgO层具有比先前实现的更好的膜品质(更少的缺陷),并且作为通道阻障和高介电常数增强层之一或两者结合到p-MTJ中时,MgO层有望达到更高的DRR。
根据一个实施例,p-MTJ堆叠1具有通过本公开方法形成的MgO通道阻障13。例如,p-MTJ堆叠被制造在基材10上,基材可以是MRAM或STT-MRAM中的底电极。p-MTJ由堆叠的层组成,其中可选的(optional)晶种层11、参考层12、通道阻障13、自由层14、高介电常数增强层15和盖层(硬掩模)16顺序性地形成在基材上的底自旋阀配置中。晶种层包括一或多个NiCr、Ta、Ru、Ti、TaN、Cu、Mg、Pt、Pd或通常用于促进上覆层平滑和均匀晶粒结构的其他材料。
参考层12可以具有由AP2/Ru/AP1表示的合成反平行(synthetic anti-parallel,SyAP)配置,其中例如由Ru、Rh或Ir制成的反铁磁耦合层被夹在AP2磁层和AP1磁层之间(未显示)。也称为外钉扎层的AP2层形成在晶种层上,而AP1是内钉扎层,通常与通道阻障13接触。AP1和AP2层可以由CoFe、CoFeB、Co或其组合组成。在其他实施例中,AP1和AP2层之一或两者可为具有固有PMA的夹层堆叠,例如(Co/Ni)n、(CoFe/Ni)n、(Co/NiFe)n、(Co/Pt)n、(Co/Pd)n等等,其n为迭层数量。此外,可以在夹层堆叠的最上层与通道阻障层之间插入过渡层,例如CoFeB或Co。较佳地,参考层具有在z轴方向上的磁化12m,并在示例的实施例中在(+)z轴方向上。
自由层14可以是Co、Fe、CoFe或其合金,并且可以进一步包括B和Ni之一或两者。在另一个实施例中,自由层为多层堆叠,其包括两个或更多个具有上述组成的铁磁耦合的子层。此外,在铁磁耦合的两个CoFe或CoFeB层之间可以插入中间层,例如Ta、Mg、Mo、W、Nb、V、Ir、Hf、Zr、Al、Si或Ru。在替代实施例中,自由层(free layer,FL)具有SyAP配置,例如FL1/Ru/FL2,其中FL1和FL2是两个反铁磁耦合的磁层,或为具有先前相对于参考层组成所述的既有PMA的积层堆叠。垂直磁异向性(Perpendicular magnetic anisotropy,PMA),其磁化14m对准在(+)z轴或(-)z轴方向,通过MgO/FL界面21造成界面垂直异向性增强。
高介电常数增强层15由MgO、或另一金属氧化物、或是Mo、W、或另一种在自由层14中FL/高介电常数增强层界面22附近引起界面垂直异向性的金属组成,从而增加自由层中的PMA以改善热稳定性。注意,当高介电常数增强层是金属氧化物时,对p-MTJ1中的总RA有额外的贡献,其中RA=RA通道阻障+RA高介电常数增强层
硬掩模16是非磁性的,并且通常由一种或多种导电金属或合金组成,包括但不限于Ta、Ru、TaN、Ti、TiN和W。可以理解的是,在蚀刻制程期间,可以选择包括MnPt的其他硬掩模材料,以提供相对于下层MTJ层的高蚀刻选择性,上述蚀刻是形成侧壁停止在底电极上的p-MTJ元件。在其他实施例中,硬掩模可以包括导电非磁性层,其包括下列之一或多者:RuOx、ReOx、IrOx、MnOx、MoOx、TiOx和FeOx。
在图2所示的替代实施例中,通道阻障13可以形成在具有顶部自旋阀配置的p-MTJ堆叠2中。除了改变堆叠顺序之外,所有层都保留在图1中,使晶种层11、高介电常数增强层15、自由层14、通道阻障13、参考层12和硬掩模16顺序地在基材10上形成。
图3描绘使用传统光刻和蚀刻制程将图1中的p-MTJ堆叠1图案化之后的p-MTJ元件1a。结果,侧壁20形成在p-MTJ1a上并在基材顶表面10t处停止。沉积封装层25,并且封装层25可以包括邻接侧壁20和基材顶表面的内层25a,以及在内层上的外层25b。通常使用化学机械抛光(chemical mechanical polish,CMP)制程在p-MTJ1a上形成与封装层顶表面25t共面的顶表面16t。封装层使p-MTJ1a与图4中所示的相邻p-MTJ元件(p-MTJs)电性绝缘。
参考图4,在上述CMP制程之后,以俯视图示出多个p-MTJs。为简化附图,仅描绘四个p-MTJs,指出p-MTJs形成为行和列的阵列,并被封装层25隔开。p-MTJ1a与p-MTJ1b在第一行中并形成在底电极10上方,而p-MTJ1c、1d在第二行中并形成在底电极10-1上方。每个p-MTJ具有宽度w1和大抵圆形的形状。然而,在其他实施例中,可以形成椭圆形或多边形。
本公开的关键特征是用于形成MgO通道阻障13以及可选地用于高介电常数增强层15的MgO膜的制程流程。第一实施例在图5-图10中示出,并且有关于在基材上形成MgO通道阻障,其基材在示例的实施例中为参考层12。
参考图5,参考层12作为示例的实施例中在其上形成MgO层的基材,并且由A1和A2所示的原子晶格组成,其中A1不等于A2,并且A1和A2在水平和垂直方向上交替。例如,Al和A2可以选自Co和Fe。在其他实施例中,Al和A2可以在具有通过传统方法在参考层12上形成的岩盐(001)结晶结构的第一MgO子层13-0中分别代表Mg和O原子。在这种情况下,第一MgO子层13-0可以通过US 2013/0333254中描述的被动氧化或自然氧化制程来形成,或者通过MgO的溅射沉积来形成。然后在可从多个来源获得的溅射沉积工具的RF或DC溅射沉积室中沉积第一Mg层13-1(步骤30)。较佳地,Mg层在低于200℃的温度下沉积,使得在替代实施例中,最接近基材的溅射的Mg物种黏附至参考层12或第一MgO子层。
在图6中显示的接续步骤,当p-MTJ形成在作为一部分互补金属氧化物半导体(CMOS)装置的嵌入式MRAM或STT-MRAM中时,在200℃至900℃之间执行第一退火步骤31,在200℃至400℃之间执行5至300秒的时间为较佳。根据一个实施例,当退火温度大抵高于Mg沉积温度时,第一退火步骤在不同于用于Mg溅射沉积的腔室的腔室中执行。然而,本公开也预期当Mg沉积和退火温度大抵相同(大于200℃)时,步骤30和31都可以在相同制程腔室中相同晶圆台上执行。在所有实施例中,退火腔室中的基本压力通常在1×10-8Torr至1×10- 9Torr之间。较佳地,退火在Mg蒸气压达到10-6Torr或更高的温度下进行,使得当Mg-Mg键断裂时,大量的Mg将在时间范围内蒸发以获得可接受的制程产量。
关于Mg蒸发速率的此条件以致要求图12中所示的最低退火温度为200℃,该温度取自Richard E.Honig&Dean A.Kramer,RCA Review 30,pp.285-305(1969),并且显示在多个温度下Mg的蒸气压。Mg单层13m1保留在基材上,并分别例如在参考层12或金属氧化物子层13-0中键合至A2原子或O原子。Mg单层13m1保留在基材上,例如分别在参考层12或金属氧化物子层13-0中键结至A2原子或O原子。通常,在层13-1中与基材形成较强键结(与A2或O原子)的Mg原子,比与基材形成较弱键结(与A1或Mg原子),或只与层13-1中的其他Mg原子键结的Mg原子更容易保留在单层13m1中。基材中任何现有的Mg-O键都将保持完整。
图11是在6×10-9Torr的基本压力和100秒的固定制程时间下,在多个退火温度下以为
Figure BDA0002235822910000091
单位的Mg的蒸发量的图。要注意的是,在最终温度在250℃至350℃之间的100秒停留时间之前,有200秒的斜坡时间将晶圆/基材温度从室温升高到最终温度,并为该实验生成数据。
参考图7,第一实施例的制程流程中的第三步骤32为氧化,其中在-223℃至900℃之间,较佳为在200℃至400℃之间于腔室中暴露Mg单层13m1于氧气或氧气物种。随着氧化温度降低,氧扩散到包括基材的下层中的风险降低。氧物种(oxygen species)被定义为自由基和离子之一或两者。较佳地,氧化是涉及氧气流的自然氧化。然而,氧化也可以是自由基氧化或暴露于臭氧。在此,可以在氧化之前将其上形成部分p-MTJ结构的晶圆冷却至室温,或者可以在退火温度或接近退火温度的条件下进行氧化。当步骤31和32在大抵相同的温度下进行时,氧化步骤可以与退火步骤在同一腔室中进行,或者当Mg沉积和退火温度大抵不同时,氧化步骤可以在不同的腔室中进行。因此,单层13m1中的每个Mg原子被氧化以形成具有(001)岩盐结构的第一MgO单层13x1,其中Mg:O比例为1:1。由于在所得的结晶结构中没有空位(no vacant sites),并且未反应的氧气返回到氧化腔室的大气中,因此在第一MgO单层中没有多余的氧气。
较佳地,分别重复图5-图7所示的Mg沉积、升华和氧化步骤至少一次,以在第一MgO单层13x1上生成第二MgO单层,如图8-图10所示。因此,最终的MgO通道阻障由严格控制1:1化学计量的多个MgO单层组成。通常,需要重复四次或五次该制程以提供
Figure BDA0002235822910000101
Figure BDA0002235822910000104
厚度的通道阻障。换句话说,通过上述方法形成的每个MgO单层的厚度约为
Figure BDA0002235822910000102
(在001方向的单位晶格的一半)。本领域技术人员将理解,通常需要
Figure BDA0002235822910000103
厚度的MgO通道阻障来达到小于5ohms-cm2的RA目标。
本公开内容还包括其中通道阻障13和高介电常数增强层15均是MgO,并且由关于图5-图10描述的制程流程形成的实施例。要注意的是,用于高介电常数增强层的基材是具有底部自旋阀构造的p-MTJ1中的自由层14(图1)。在图2所示的顶部自旋阀实施例中,自由层14作为其上形成MgO通道阻障13的基材,并且高介电常数增强层形成在晶种层11上。在图1和图2中,通道阻障和自由层之间的界面21,在自由层中引起界面垂直异向性,而自由层和高介电常数增强层之间的界面22,在自由层中引起界面垂直异向性。
根据图13-图18所示的本公开的第二实施例,通过在至少一次Mg沉积期间包括至少一个掺杂元素M,以修改第一实施例的制程流程,从而将Mg和M共沉积在基板上。较佳地,M为下列之一或多者:Ti、V、Cr、Mn、Fe、Ga,In,Al,Si,Ge,Sn,Zr,Mo、Nb、Hf、Ta、W、和N。在图13中,在小于200℃下,Mg原子的沉积30伴随掺杂原子M的沉积30d以在基材12上产生MgM层13d-1,例如,在MgM合金中,M含量为数个ppm至最大约75原子百分比(a plurality of ppmto a maximum of about 75 atomic%)。与第一实施例的MgO层相比,一个或多个M元素有利地用于引入替代缺陷(substitutional defects),以改变所得MgMO膜中的能带结构或导电性。
参考图14,第一退火步骤31在200℃至900℃之间执行,较佳在200℃至400℃之间进行,以升华层13d-1中大部分的Mg原子。退火在Mg蒸气压大于10-6Torr的温度下进行,使得当Mg-Mg键断裂时,大量的Mg将蒸发,从而在基材上留下Mg和M原子的单层13md1。残留在基材上的Mg和M原子可以优先与A2原子或O原子键合,例如分别在参考层12或金属氧化物子层13-0中。在一些实施例中,取决于退火温度,M原子不升华。通常,在固定温度下,金属元素的M原子比Mg具有更高的熔点和更低的蒸气压,这意味着单层13md1中的M含量通常大于初始沉积的MgM层13d-1中的M含量。
参考图15,第二实施例的制程流程中的下一步骤为氧化步骤32,其中单层13md1中的Mg原子在温度约为-223℃至最高900℃,较佳为低于400℃的腔室内暴露于氧气或氧气物种。因此,单层13md1中的每个Mg原子与氧反应以形成第一MgMO单层13xd1,其中Mg:O比例为1:1。由于未反应的氧气返回到氧化腔室中的大气,因此没有多余的氧气保留在第一MgMO单层中。根据图19表中所示的氧化条件和形成氧化物的自由能,M原子可能不与氧反应。朝向图表底部的Mg等具有较大负数的元素,与氧的反应速率高于接近于图表顶部的M元素。
如第一实施例,当MgM的沉积、退火和氧化涉及每个制程的不同温度时,通常在不同的制程腔室中执行MgM的沉积、退火和氧化步骤。另一方面,如果退火和氧化步骤采用相同的温度,则步骤31和32都可以在同一制程腔室中发生。此外,如果MgM沉积增加到200℃,并且处于与退火和氧化步骤相同的温度,则所有三个制程都可以在同一腔室中执行。
本公开的第二实施例预期金属沉积、退火和氧化的制程流程可以重复一次或多次。因此,在图16中,第二Mg沉积33与先前描述的一种或多种掺质M的沉积33d同时发生。第二共沉积33/33d在第一MgMO单层13xd1上产生第二掺杂层13d-2。层13d-2中的掺质M浓度可以不等于第一掺杂层13d-1中的M浓度。
在图17中,第二退火步骤34在200℃至900℃之间,较佳在200℃至400℃之间进行,并且使层13d-2中大部分Mg的原子升华。同时,掺质M原子可能升华或可能不升华。因此,第二MgM单层13md2形成在第一MgMO单层13xd1上,并且可以具有比层13d-2中的M含量更大的M含量。其余的Mg和M原子可以优先与氧原子键结,而不是与第一个MgMO单层中的Mg原子键结。
在-223℃至900℃,较佳200℃至400℃的温度进行第二氧化步骤35,以氧化第二MgM单层中的Mg原子,从而形成第二MgMO单层13xd2,其中Mg:O比例为1:1。如果不需要第三MgMO单层来提供期望的RA和通道阻障厚度,则第一和第二MgMO单层13xd1、13xd2分别形成通道阻障13。然而,可能需要重复进行MgM沉积、退火步骤和氧化步骤,才能提供期望的RA值和所得MgMO层的厚度。
本文描述的所有实施例可以通过标准工具和制程结合到制造方案中。通过此方法制成的MgO通道阻障,高介电常数增强层或绝缘层的膜品质得到显著提升,因为相较于氧化不足或过度氧化,其Mg:O比例分别小于1:1或大于1:1,通过此方法制成的MgO通道阻障缺陷更少。在逐层生长模式中使用高达900℃的高温,可以使MgO形成过程中Mg和氧气的表面扩散增加,因此与现有技术相比,MgO阻障的结晶度更高。因此,改善通道阻障的自旋滤波特性和重要的p-MTJ性能指标,包括DRR、写入电流和界面感应PMA。
尽管已经参照较佳的实施例具体显示和描述本公开,但本领域普通技术人员应理解,在不悖离本公开的精神与权利要求下,可在形式和细节作各种的更动。

Claims (1)

1.一种形成MgO层的方法,包括:
(a)在一基材上溅射沉积一第一Mg层;
(b)在一第一腔室中,在200℃至900℃之间的一第一温度下执行一第一退火,使Mg蒸气压达到至少10-6Torr,并且该第一Mg层的一大部分升华,从而在该基材上留下一第一Mg单层;及
(c)在-223℃至900℃之间的一第二温度下执行一第一氧化,通过暴露该第一Mg单层于氧气或一氧物种,从而形成一具有Mg:O比例为1:1的第一MgO单层。
CN201910983061.7A 2018-10-16 2019-10-16 MgO与MgMO层的形成方法 Pending CN111058001A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US16/161,161 US10648069B2 (en) 2018-10-16 2018-10-16 Monolayer-by-monolayer growth of MgO layers using Mg sublimation and oxidation
US16/161,161 2018-10-16

Publications (1)

Publication Number Publication Date
CN111058001A true CN111058001A (zh) 2020-04-24

Family

ID=69954351

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910983061.7A Pending CN111058001A (zh) 2018-10-16 2019-10-16 MgO与MgMO层的形成方法

Country Status (5)

Country Link
US (3) US10648069B2 (zh)
KR (1) KR102241050B1 (zh)
CN (1) CN111058001A (zh)
DE (1) DE102019124327B4 (zh)
TW (1) TW202043512A (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10648069B2 (en) 2018-10-16 2020-05-12 Taiwan Semiconductor Manufacturing Company, Ltd. Monolayer-by-monolayer growth of MgO layers using Mg sublimation and oxidation
US11646143B2 (en) * 2019-05-21 2023-05-09 International Business Machines Corporation Magnetic multi-layers containing MgO sublayers as perpendicularly magnetized magnetic electrodes for magnetic memory technology
US11522126B2 (en) * 2019-10-14 2022-12-06 Applied Materials, Inc. Magnetic tunnel junctions with protection layers
US11698423B2 (en) 2020-08-12 2023-07-11 Taiwan Semiconductor Manufacturing Co., Ltd. Magnetic tunnel junction device and method

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU3708495A (en) * 1994-08-01 1996-03-04 Franz Hehmann Selected processing for non-equilibrium light alloys and products
US6402579B1 (en) * 1996-09-04 2002-06-11 Cambridge Display Technology Limited Electrode deposition for organic light-emitting devices
US6183859B1 (en) 1998-07-20 2001-02-06 Motorola, Inc Low resistance MTJ
JP2003289163A (ja) 2002-03-28 2003-10-10 Toshiba Corp スピンバルブトランジスタ
JP2006269885A (ja) 2005-03-25 2006-10-05 Sony Corp スピン注入型磁気抵抗効果素子
US7780820B2 (en) 2005-11-16 2010-08-24 Headway Technologies, Inc. Low resistance tunneling magnetoresistive sensor with natural oxidized double MgO barrier
CN101960629B (zh) 2008-03-03 2013-12-18 佳能安内华股份有限公司 制造磁性隧道结器件的方法及用于制造磁性隧道结器件的设备
KR101271353B1 (ko) 2008-03-07 2013-06-04 캐논 아네르바 가부시키가이샤 자기 저항 소자의 제조 방법 및 자기 저항 소자의 제조 장치
WO2010044134A1 (ja) 2008-10-14 2010-04-22 キヤノンアネルバ株式会社 磁気抵抗効果素子の製造方法及び磁気抵抗効果素子製造プログラム
US7978505B2 (en) 2009-01-29 2011-07-12 Headway Technologies, Inc. Heat assisted switching and separated read-write MRAM
US8609262B2 (en) 2009-07-17 2013-12-17 Magic Technologies, Inc. Structure and method to fabricate high performance MTJ devices for spin-transfer torque (STT)-RAM application
EP2521194B1 (en) 2009-12-28 2016-03-02 Canon Anelva Corporation Method for manufacturing a magnetoresistive element
US8324697B2 (en) 2010-06-15 2012-12-04 International Business Machines Corporation Seed layer and free magnetic layer for perpendicular anisotropy in a spin-torque magnetic random access memory
JP5492041B2 (ja) 2010-09-28 2014-05-14 株式会社東芝 磁気ヘッド
US8203389B1 (en) 2010-12-06 2012-06-19 Headway Technologies, Inc. Field tunable spin torque oscillator for RF signal generation
JP2012164821A (ja) 2011-02-07 2012-08-30 Renesas Electronics Corp Mtj膜及びその製造方法
US9006704B2 (en) 2011-02-11 2015-04-14 Headway Technologies, Inc. Magnetic element with improved out-of-plane anisotropy for spintronic applications
US8592927B2 (en) 2011-05-04 2013-11-26 Magic Technologies, Inc. Multilayers having reduced perpendicular demagnetizing field using moment dilution for spintronic applications
US8508006B2 (en) 2011-05-10 2013-08-13 Magic Technologies, Inc. Co/Ni multilayers with improved out-of-plane anisotropy for magnetic device applications
CA2858626C (en) 2011-12-08 2021-03-16 Cqms Pty Ltd "an excavator wear assembly"
US8823118B2 (en) 2012-01-05 2014-09-02 Headway Technologies, Inc. Spin torque transfer magnetic tunnel junction fabricated with a composite tunneling barrier layer
US9105830B2 (en) 2012-08-26 2015-08-11 Samsung Electronics Co., Ltd. Method and system for providing dual magnetic tunneling junctions using spin-orbit interaction-based switching and memories utilizing the dual magnetic tunneling junctions
WO2014097510A1 (ja) * 2012-12-20 2014-06-26 キヤノンアネルバ株式会社 磁気抵抗効果素子の製造方法
US20150333254A1 (en) 2014-05-15 2015-11-19 Headway Technologies, Inc. Reduction of Barrier Resistance X Area (RA) Product and Protection of Perpendicular Magnetic Anisotropy (PMA) for Magnetic Device Applications
KR102287755B1 (ko) 2014-11-18 2021-08-09 삼성전자주식회사 자기 저항 메모리 소자를 형성하는 방법
US10648069B2 (en) 2018-10-16 2020-05-12 Taiwan Semiconductor Manufacturing Company, Ltd. Monolayer-by-monolayer growth of MgO layers using Mg sublimation and oxidation

Also Published As

Publication number Publication date
DE102019124327B4 (de) 2024-06-27
US20200270737A1 (en) 2020-08-27
TW202043512A (zh) 2020-12-01
KR20200043284A (ko) 2020-04-27
US11597993B2 (en) 2023-03-07
KR102241050B1 (ko) 2021-04-19
DE102019124327A1 (de) 2020-04-16
US11001919B2 (en) 2021-05-11
US20200115788A1 (en) 2020-04-16
US10648069B2 (en) 2020-05-12
US20210262078A1 (en) 2021-08-26

Similar Documents

Publication Publication Date Title
US11849646B2 (en) Nitride capping layer for spin torque transfer (STT) magnetoresistive random access memory (MRAM)
US10763428B2 (en) Magnetic tunnel junction with low defect rate after high temperature anneal for magnetic device applications
US11597993B2 (en) Monolayer-by-monolayer growth of MgO layers using mg sublimation and oxidation
US10522746B1 (en) Dual magnetic tunnel junction devices for magnetic random access memory (MRAM)
KR101374325B1 (ko) 자기 저항 소자의 제조 방법
US11696511B2 (en) Low resistance MgO capping layer for perpendicularly magnetized magnetic tunnel junctions
CN110911551A (zh) 双磁穿隧接面与其形成方法
WO2019074945A1 (en) HIGH THERMAL STABILITY THROUGH DOPING OF AN OXIDE RECOVERY LAYER FOR SPIN TRANSFER TORQUE (STT) MAGNETIC RANDOM ACCESS MEMORY (MRAM) APPLICATIONS
US11087810B2 (en) Free layer structure in magnetic random access memory (MRAM) for Mo or W perpendicular magnetic anisotropy (PMA) enhancing layer
JP2005303302A (ja) 磁気トンネル接合素子およびその形成方法
KR102222613B1 (ko) 모멘트 향상에 의한 자기 랜덤 액세스 메모리(mram)를 위한 개선된 자기 층
KR20230119264A (ko) 조정가능한 높은 수직 자기 이방성을 갖는 자기 터널접합들
US20190156876A1 (en) Initialization Process for Magnetic Random Access Memory (MRAM) Production
US12027191B2 (en) Free layer structure in magnetic random access memory (MRAM) for Mo or W perpendicular magnetic anisotropy (PMA) enhancing layer
US20210343936A1 (en) Magnetoresistive stack device fabrication methods

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20200424