CN111029441A - Grid line passivation contact PERC solar cell and preparation method thereof - Google Patents

Grid line passivation contact PERC solar cell and preparation method thereof Download PDF

Info

Publication number
CN111029441A
CN111029441A CN201911350500.7A CN201911350500A CN111029441A CN 111029441 A CN111029441 A CN 111029441A CN 201911350500 A CN201911350500 A CN 201911350500A CN 111029441 A CN111029441 A CN 111029441A
Authority
CN
China
Prior art keywords
silicon wafer
silicon
layer
preparing
solar cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201911350500.7A
Other languages
Chinese (zh)
Inventor
吴波
黄海深
杨秀徳
李平
周庭艳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zunyi Normal University
Original Assignee
Zunyi Normal University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zunyi Normal University filed Critical Zunyi Normal University
Priority to CN201911350500.7A priority Critical patent/CN111029441A/en
Publication of CN111029441A publication Critical patent/CN111029441A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/20Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials
    • H01L31/202Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials including only elements of Group IV of the Periodic Table
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/20Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials
    • H01L31/206Particular processes or apparatus for continuous treatment of the devices, e.g. roll-to roll processes, multi-chamber deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/20Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials
    • H01L31/208Particular post-treatment of the devices, e.g. annealing, short-circuit elimination
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Photovoltaic Devices (AREA)

Abstract

The scheme discloses a preparation method of a grid line passivation contact PERC solar cell in the field of solar cells, which comprises the following steps: step one, texturing, step two, diffusing; step three, etching; step four, surface oxidation; step five, preparing a phosphorus heavily doped amorphous silicon layer: preparing an N-type amorphous silicon layer with the thickness of 30-300 nm on the surface of a silicon wafer by adopting a mode of phosphine and silane LPCVD (low pressure chemical vapor deposition) or PECVD (plasma enhanced chemical vapor deposition); step six, printing; seventhly, removing ink and etching; step eight, oxidizing; step nine, preparing a passivation structure: preparing an aluminum oxide and silicon nitride laminated passivation structure on the back side of the silicon wafer, and preparing a silicon nitride passivation structure on the front side of the silicon wafer; step ten, hole opening, step eleven and printing: and printing slurry on the back and the front of the silicon wafer, and sintering to obtain a finished product, namely the grid line passivation contact PERC solar cell. The metal recombination that the positive metal grid line contact of PERC battery brought has been reduced to this application, has increased open circuit voltage and fill factor, has increased short-circuit current.

Description

Grid line passivation contact PERC solar cell and preparation method thereof
Technical Field
The invention relates to the technical field of solar cells, in particular to a grid line passivation contact PERC solar cell and a preparation method thereof.
Background
The solar cell is a device for directly converting light energy into electric energy based on a photovoltaic effect, scientists continuously optimize passivation and contact in order to realize higher conversion efficiency of the solar cell, however, for the solar cell, passivation and contact are hardly compatible, and as for realizing good passivation, the area of metal contact needs to be reduced, the series resistance is inevitably increased, and good contact is realized, and the area of metal contact is inevitably larger, so that the composite current of the solar cell is larger. In order to achieve both passivation and contact, a passivation contact technique using quantum tunneling has been developed. The passivation contact technology has the defects that the amorphous silicon or the polycrystalline silicon layer is used as a contact layer, the light absorption coefficient is too large, the current loss is too much when the amorphous silicon or the polycrystalline silicon layer is used on the front surface, the open-circuit voltage (Uoc) of the battery is low, the short-circuit current (Isc) is low, and the conversion efficiency is not remarkably improved.
Disclosure of Invention
The invention aims to provide a grid line passivation contact PERC solar cell and a preparation method thereof, which are capable of simultaneously realizing passivation and contact, avoiding a large-area polycrystalline silicon layer, improving short-circuit current and open-circuit voltage and improving the conversion efficiency of the cell.
The preparation method of the grid line passivation contact PERC solar cell comprises the following steps:
step one, texturing: preparing a pyramid texture surface on a silicon wafer of a P-type silicon substrate by adopting an alkali texture surface making mode;
step two, diffusion: preparing a PN junction on a silicon wafer by adopting a diffusion mode;
step three, etching: removing PSG from the silicon wafer and etching the back surface, wherein the reflectivity of the back surface of the silicon wafer is controlled to be 20-40%;
step four, surface oxidation: preparing an oxidation film with the thickness of 1-4 nm on the surface of the pyramid texture;
step five, preparing a phosphorus heavily doped amorphous silicon layer: preparing an N-type amorphous silicon layer with the thickness of 30-300 nm on the surface of a silicon wafer by adopting a mode of phosphine and silane LPCVD (low pressure chemical vapor deposition) or PECVD (plasma enhanced chemical vapor deposition);
step six, printing: printing ink etching-resistant material on the silicon chip, wherein the printed pattern is consistent with the pattern of the grid line on the silicon chip;
seventhly, removing ink etching: etching off the amorphous silicon layer of the non-ink blocking area on the silicon chip, adopting a wet etching mode, and then cleaning and removing the ink;
step eight, oxidation: oxidizing and annealing the front side of the silicon wafer again;
step nine, preparing a passivation structure: preparing an aluminum oxide and silicon nitride laminated passivation structure on the back side of the silicon wafer, and preparing a silicon nitride passivation structure on the front side of the silicon wafer;
step ten, hole opening: carrying out laser tapping on the back of the silicon wafer;
step eleven, printing: and printing slurry on the back and the front of the silicon wafer, and sintering to obtain a finished product, namely the grid line passivation contact PERC solar cell.
Has the advantages that: according to the invention, on one hand, the metal contact area effectively reduces metal recombination by utilizing amorphous silicon contact, and on the other hand, amorphous silicon is removed from the nonmetal contact area, so that the strong absorption of the amorphous silicon to light is reduced, and the short-circuit current is improved; the two points can effectively improve the metal recombination of the conventional PERC battery and the optical loss of amorphous silicon.
The method further comprises the steps of ① KOH rough polishing to remove damage layers and impurities on the surfaces of the silicon wafers, ② KOH + H2O2 cleaning to remove organic residues on the surfaces of the silicon wafers, ③ KOH + additives to prepare pyramid microstructure suede on the surfaces of the silicon wafers, ④ KOH + H2O2 cleaning to remove reaction residues, ⑤ HF cleaning to remove an oxidation layer and increase the dehydration performance of the silicon wafers, ⑥ water cleaning, slow lifting and drying to finally form the silicon wafer surface with the reflectivity of 10-13%, the damage layers can be removed to effectively reduce the composite current of the damage layers, and the pyramid structure can effectively reduce the reflectivity and improve the current.
Further, the second step is phosphorus diffusion, and under the condition that nitrogen is used as a carrier gas and phosphorus oxychloride is used as a phosphorus source, the phosphorus source is diffused on the surface of the silicon wafer, so that the square resistance is 70-180 omega/square meter.
Further, the third step comprises the operation steps of covering a water film on the surface of ① silicon wafer with the diffusion surface facing upwards, then passing through a mixed acid tank of HNO3+ HF, removing the phosphorus diffusion layer on the front surface and the edge due to the covering effect of a back water film, preserving the phosphorus diffusion layer on the front surface, ② passing through a KOH tank, removing the porous silicon on the front surface, passing ③ through an HF tank, removing the phosphorosilicate glass layer on the back surface and the oxide layer on the front surface, increasing the dehydration property, ④ washing with water and air drying, and finally obtaining the back surface with the reflectivity of 30-38%.
Further, the fourth surface oxidation adopts a high-temperature thermal oxidation mode, and an oxidation layer with the diameter of 1-4 nm is prepared on the surface or a high-temperature HON3 solution chemical oxidation method is used for preparing the oxidation layer with the diameter of 1-4 nm.
Further, the wet etching comprises the steps of ① removing the amorphous silicon layer which is not covered by the printing ink by using a mixed solution of HF with the concentration of 6-20% and HNO3 with the concentration of 6-20%, ② cleaning the printing ink on the surface and removing porous silicon on the surface by using weak base with the concentration of 1-5%, ③ cleaning the surface by using HF with the concentration of 1-6% to enable the surface to have dehydration, ④ washing and drying.
And further, annealing and oxidizing in the step eight, namely annealing at 750-880 ℃, and preparing an oxide layer with the surface of 1-4 nm.
Further, the back passivation layer and the antireflection layer are prepared by forming an Al2O3 passivation layer on the surface of the back of the silicon wafer in a plasma discharge mode of trimethyl aluminum TMA and N2O, or reacting TMA with H2O to form an Al2O3 passivation layer on the surface of the silicon wafer, wherein the thickness of the formed Al2O3 passivation layer is 4-25 nm; then, forming a SiNx layer on the back surface by using SiH4 and NH3 under the plasma discharge condition, wherein the SiNx layer is 55-85 nm thick; the front antireflection layer is a SiNx layer formed on the back surface by using SiH4 and NH3 under the condition of plasma discharge, and the thickness of the SiNx layer is 70-87 nm.
Further, the printing and sintering processes include printing a back silver paste on the back side of an ① silicon wafer, drying, printing an aluminum paste, drying again, printing a silver paste on the front side of a ② silicon wafer, drying after the silver paste pattern is consistent with the pattern printed on the front side, conveying the ③ silicon wafer to a sintering furnace, heating to 700-900 ℃, sintering, and obtaining a finished product.
A PERC solar cell prepared by the preparation method of a grid line passivation contact PERC solar cell.
Detailed Description
The following is further detailed by the specific embodiments:
example 1: a preparation method of a grid line passivation contact PERC solar cell comprises the following steps:
firstly, texture surface preparation, namely preparing pyramid texture surface on a silicon wafer of a P-type silicon substrate in an alkali texture surface preparation mode, wherein the texture surface preparation step comprises ① KOH rough polishing to remove damage layers and impurities on the surface of the silicon wafer, ② KOH + H2O2 cleaning to remove organic residues on the surface of the silicon wafer, ③ KOH + additive to prepare pyramid microstructure texture surface on the surface of the silicon wafer, ④ KOH + H2O2 cleaning to remove reaction residues, ⑤ HF cleaning to remove an oxidation layer to increase the dehydration property of the silicon wafer, ⑥ water washing, slow lifting and drying, and the reflectivity of the finally formed surface of the silicon wafer is 12%.
Step two, diffusion: the PN junction is prepared on the silicon chip by adopting a phosphorus diffusion mode, namely under the condition that nitrogen is used as carrier gas and phosphorus oxychloride is used as a phosphorus source, the phosphorus source is diffused on the surface of the silicon chip, and the formed square resistance is 170 omega/square meter.
And step three, etching, namely removing PSG (patterned silicon glass) of the silicon wafer and etching the back, wherein the operation steps comprise that ① the diffusion surface of the silicon wafer faces upwards, a layer of water film is covered on the surface of the silicon wafer, then the silicon wafer passes through an HNO3+ HF mixed acid tank, phosphorus diffusion layers on the front surface and the edge are removed due to the covering effect of the water film on the back surface, the phosphorus diffusion layer on the front surface is preserved, ② porous silicon on the front surface is removed through a KOH tank, ③ the phosphorus-silicon glass layer on the back surface and the oxide layer on the front surface are removed through an HF tank, the dehydration property is increased, ④ water washing and air drying are carried out, and.
Step four, surface oxidation: and preparing an oxide film with the thickness of 3nm on the surface of the pyramid texture, namely preparing an oxide layer with the thickness of 3nm on the surface by adopting a high-temperature thermal oxidation mode for surface oxidation.
Step five, preparing a phosphorus heavily doped amorphous silicon layer: preparing an N-type amorphous silicon layer with the thickness of 200nm on the surface of a silicon wafer by adopting a mode of codeposition of phosphine and silane LPCVD;
step six, printing: printing ink etching-blocking materials on the silicon chip, wherein the printing ink etching-blocking materials are resin, and the printing patterns are consistent with the patterns of the grid lines on the silicon chip;
step seven, ink removing etching, namely etching off the amorphous silicon layer in the non-ink blocking area on the silicon chip, and cleaning and removing the ink in a wet etching mode, wherein ① uses a mixed solution of HF and HNO3 to remove the amorphous silicon layer which is not covered by the ink, ② uses weak base to clean the ink on the surface and remove the porous silicon on the surface, 3) the surface is dehydrated through HF cleaning, and 4) washing and drying are carried out.
Step eight, oxidation: annealing the front side of the silicon wafer at 750 ℃ and preparing an oxide layer with the thickness of 1nm on the surface;
step nine, preparing a passivation structure: preparing a passivation layer and an antireflection layer on the back surface of the silicon wafer, wherein an Al2O3 passivation layer is formed on the surface of the back surface of the silicon wafer in a plasma discharge mode of trimethyl aluminum TMA and N2O, and the thickness of the formed Al2O3 passivation layer is 14 nm; then, SiH4 and NH3 are used for forming a SiNx layer on the back surface under the plasma discharge condition, and the thickness of the SiNx layer is 70 nm; the front antireflection layer is a SiNx layer formed on the front surface by using SiH4 and NH3 under the condition of plasma discharge, and the SiNx thickness is 78 nm.
Step ten, hole opening: carrying out laser tapping on the back of the silicon wafer;
printing, namely printing back silver paste on the back of the silicon wafer, drying, printing aluminum paste, drying again, printing silver paste on the front of ② silicon wafer, wherein the pattern of the silver paste is required to be consistent with the pattern printed on the front, drying, conveying ③ silicon wafer to a sintering furnace, heating to 800 ℃, sintering at high temperature, and obtaining the finished product, namely the grid line passivated contact PERC solar cell.
Comparative example:
firstly, texture surface preparation, namely preparing pyramid texture surface on a silicon wafer of a P-type silicon substrate in an alkali texture surface preparation mode, wherein the texture surface preparation step comprises ① KOH rough polishing to remove damage layers and impurities on the surface of the silicon wafer, ② KOH + H2O2 cleaning to remove organic residues on the surface of the silicon wafer, ③ KOH + additive to prepare pyramid microstructure texture surface on the surface of the silicon wafer, ④ KOH + H2O2 cleaning to remove reaction residues, ⑤ HF cleaning to remove an oxidation layer to increase the dehydration property of the silicon wafer, ⑥ water washing, slow lifting and drying, and the reflectivity of the finally formed surface of the silicon wafer is 11%.
Step two, diffusion: the PN junction is prepared on the silicon chip by adopting a phosphorus diffusion mode, namely under the condition that nitrogen is used as carrier gas and phosphorus oxychloride is used as a phosphorus source, the phosphorus source is diffused on the surface of the silicon chip, and the formed square resistance is 90 omega/square meter.
And step three, etching, namely removing PSG (patterned silicon glass) of the silicon wafer and etching the back, wherein the operation steps comprise that ① the diffusion surface of the silicon wafer faces upwards, a layer of water film is covered on the surface of the silicon wafer, then the silicon wafer passes through an HNO3+ HF mixed acid tank, phosphorus diffusion layers on the front surface and the edge are removed due to the covering effect of the water film on the back surface, the phosphorus diffusion layer on the front surface is preserved, ② porous silicon on the front surface is removed through a KOH tank, ③ the phosphorus-silicon glass layer on the back surface and the oxide layer on the front surface are removed through an HF tank, the dehydration property is increased, ④ water washing and air drying are carried out, and.
Step four, surface oxidation: and preparing an oxidation film with the thickness of 4nm on the surface of the pyramid texture, namely preparing an oxidation layer with the thickness of 4nm on the surface by adopting a high-temperature thermal oxidation mode for surface oxidation.
Step five, preparing a passivation structure: preparing a passivation layer and an antireflection layer on the back surface of the silicon wafer, wherein an Al2O3 passivation layer is formed on the surface of the back surface of the silicon wafer in a plasma discharge mode of trimethyl aluminum TMA and N2O, and the thickness of the formed Al2O3 passivation layer is 25 nm; then, SiH4 and NH3 are used for forming a SiNx layer on the back surface under the plasma discharge condition, and the thickness of the SiNx layer is 85 nm; the front antireflection layer is a SiNx layer formed on the back surface by using SiH4 and NH3 under the condition of plasma discharge, and the SiNx thickness is 87 nm.
Step six, hole opening: carrying out laser tapping on the back of the silicon wafer;
and seventhly, printing, namely printing back silver paste on the back of the silicon wafer, drying, printing aluminum paste, drying again, printing silver paste on the front of the ② silicon wafer, conveying the ③ silicon wafer to a sintering furnace, and sintering at a high temperature of 900 ℃ to obtain a finished product, namely the conventional PERC solar cell.
Compared with a comparative example, on one hand, the metal contact area effectively reduces metal recombination by utilizing amorphous silicon contact, and on the other hand, the amorphous silicon is removed from the nonmetal contact area, so that the strong absorption of the amorphous silicon to light is reduced, and the short-circuit current is improved; the two points can effectively improve the metal recombination of the conventional PERC battery and the optical loss of amorphous silicon.

Claims (10)

1. A preparation method of a grid line passivation contact PERC solar cell is characterized by comprising the following steps: the method comprises the following steps:
step one, texturing: preparing a pyramid texture surface on a silicon wafer of a P-type silicon substrate by adopting an alkali texture surface making mode;
step two, diffusion: preparing a PN junction on a silicon wafer by adopting a diffusion mode;
step three, etching: removing PSG from the silicon wafer and etching the back surface, wherein the reflectivity of the back surface of the silicon wafer is controlled to be 20-40%;
step four, surface oxidation: preparing an oxidation film with the thickness of 1-4 nm on the surface of the pyramid texture;
step five, preparing a phosphorus heavily doped amorphous silicon layer: preparing an N-type amorphous silicon layer with the thickness of 30-300 nm on the surface of a silicon wafer by adopting a mode of phosphine and silane LPCVD (low pressure chemical vapor deposition) or PECVD (plasma enhanced chemical vapor deposition);
step six, printing: printing ink etching-resistant material on the silicon chip, wherein the printed pattern is consistent with the pattern of the grid line on the silicon chip;
seventhly, removing ink etching: etching off the amorphous silicon layer of the non-ink blocking area on the silicon chip, adopting a wet etching mode, and then cleaning and removing the ink;
step eight, oxidation: oxidizing and annealing the front side of the silicon wafer again;
step nine, preparing a passivation structure: preparing an aluminum oxide and silicon nitride laminated passivation structure on the back side of the silicon wafer, and preparing a silicon nitride passivation structure on the front side of the silicon wafer;
step ten, hole opening: carrying out laser tapping on the back of the silicon wafer;
step eleven, printing: and printing slurry on the back and the front of the silicon wafer, and sintering to obtain a finished product, namely the grid line passivation contact PERC solar cell.
2. The preparation method of the grid line passivation contact PERC solar cell as claimed in claim 1, wherein the texturing step comprises ① KOH rough polishing to remove damage layers and impurities on the surface of the silicon wafer, ② KOH + H2O2 cleaning to remove organic residues on the surface of the silicon wafer, ③ KOH + additive to prepare a pyramid microstructure suede on the surface of the silicon wafer, ④ KOH + H2O2 cleaning to remove reaction residues, ⑤ HF cleaning to remove an oxidation layer to increase the dehydration property of the silicon wafer, ⑥ water washing, slow lifting and drying, and the reflectivity of the finally formed surface of the silicon wafer is 10-13%.
3. The method of claim 2, wherein the step of forming the gate line passivated contact PERC solar cell comprises: and in the second step, the diffusion is phosphorus diffusion, and under the condition that nitrogen is used as a carrier gas and phosphorus oxychloride is used as a phosphorus source, the phosphorus source is diffused on the surface of the silicon wafer, so that the square resistance is 70-180 omega/square meter.
4. The method for preparing a grid line passivated contact PERC solar cell according to claim 3, wherein the third step comprises ① steps of covering a water film on the surface of the silicon wafer with the diffusion surface facing upwards, then passing through a mixed acid tank of HNO3+ HF, removing the phosphorus diffusion layer on the front surface and the edge due to the covering effect of the water film on the back surface, preserving the phosphorus diffusion layer on the front surface, ② step of passing through a KOH tank to remove porous silicon on the front surface, ③ step of passing through an HF tank to remove the phosphorus-silicon glass layer on the back surface and the oxide layer on the front surface, increasing the dehydration property, ④ step of washing and air drying, and the final back surface reflectivity is 30-38%.
5. The method of claim 4 for making a grid line passivated contact PERC solar cell, wherein: and the fourth step of surface oxidation adopts a high-temperature thermal oxidation mode, and prepares an oxide layer with the thickness of 1-4 nm on the surface or prepares the oxide layer with the thickness of 1-4 nm by using a high-temperature HON3 solution chemical oxidation method.
6. The method for preparing the grid line passivation contact PERC solar cell according to claim 5 is characterized in that the wet etching comprises ① removing an amorphous silicon layer uncovered by ink by using a mixed solution of 6-20% concentration HF and 6-20% concentration HNO3, ② cleaning the ink on the surface and removing porous silicon on the surface by using 1-5% concentration weak base, ③ cleaning the surface by using 1-6% concentration HF to enable the surface to have dehydration property, and ④ washing and drying.
7. The method of claim 6, wherein the step of forming the gate line passivated contact PERC solar cell comprises: and eighthly, annealing and oxidizing, namely annealing at 750-880 ℃, and preparing an oxide layer with the surface of 1-4 nm.
8. The method of claim 7, wherein the step of forming the gate line passivated contact PERC solar cell comprises: the preparation method of the back passivation layer and the antireflection layer comprises the steps of forming an Al2O3 passivation layer on the surface of the back of the silicon wafer in a plasma discharge mode of trimethyl aluminum TMA and N2O, or reacting TMA with H2O to form an Al2O3 passivation layer on the surface of the silicon wafer, wherein the thickness of the formed Al2O3 passivation layer is 4-25 nm; then, forming a SiNx layer on the back surface by using SiH4 and NH3 under the plasma discharge condition, wherein the SiNx layer is 55-85 nm thick; the front antireflection layer is a SiNx layer formed on the back surface by using SiH4 and NH3 under the condition of plasma discharge, and the thickness of the SiNx layer is 70-87 nm.
9. The method for preparing the grid line passivated contact PERC solar cell according to claim 8 is characterized in that the printing and sintering processes are that ① silicon wafers are printed with back silver paste on the back side, dried, printed with aluminum paste and dried again, ② silicon wafers are printed with front silver paste on the front side, the pattern of the silver paste is required to be consistent with the pattern printed on the front side, and dried, ③ silicon wafers are conveyed to a sintering furnace, and are sintered at a high temperature of 700-900 ℃ to obtain finished products.
10. The solar cell prepared by the method for preparing the grid line passivated contact PERC solar cell according to any one of claims 1 to 9.
CN201911350500.7A 2019-12-24 2019-12-24 Grid line passivation contact PERC solar cell and preparation method thereof Pending CN111029441A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911350500.7A CN111029441A (en) 2019-12-24 2019-12-24 Grid line passivation contact PERC solar cell and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911350500.7A CN111029441A (en) 2019-12-24 2019-12-24 Grid line passivation contact PERC solar cell and preparation method thereof

Publications (1)

Publication Number Publication Date
CN111029441A true CN111029441A (en) 2020-04-17

Family

ID=70213082

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911350500.7A Pending CN111029441A (en) 2019-12-24 2019-12-24 Grid line passivation contact PERC solar cell and preparation method thereof

Country Status (1)

Country Link
CN (1) CN111029441A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112466978A (en) * 2020-11-12 2021-03-09 晋能光伏技术有限责任公司 Battery structure of crystalline silicon/amorphous silicon heterojunction battery and preparation method thereof
WO2022100081A1 (en) * 2020-11-10 2022-05-19 浙江爱旭太阳能科技有限公司 Highly efficient solar battery and preparation method therefor
CN115172533A (en) * 2022-08-12 2022-10-11 通威太阳能(安徽)有限公司 Solar cell processing method

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105185866A (en) * 2015-08-15 2015-12-23 常州天合光能有限公司 Efficient passivation contact crystalline silicon solar cell preparation method
CN108231540A (en) * 2017-12-20 2018-06-29 横店集团东磁股份有限公司 A kind of rear cleaning applied to solar cell making herbs into wool
CN109524480A (en) * 2018-11-26 2019-03-26 东方日升(常州)新能源有限公司 A kind of p-type crystal silicon solar battery and preparation method thereof of local contact passivation
CN109659399A (en) * 2018-12-29 2019-04-19 江苏日托光伏科技股份有限公司 A kind of preparation method of the small exposure mask solar battery of MWT
CN109671802A (en) * 2017-10-16 2019-04-23 上海神舟新能源发展有限公司 A kind of back passivation efficient polycrystalline silicon PERC double-side cell technique
CN110190137A (en) * 2019-04-28 2019-08-30 东方日升(常州)新能源有限公司 A kind of dual layer passivation film and preparation method thereof for front face passivation
CN110299434A (en) * 2019-07-17 2019-10-01 浙江晶科能源有限公司 A kind of production method of N-type double-side cell

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105185866A (en) * 2015-08-15 2015-12-23 常州天合光能有限公司 Efficient passivation contact crystalline silicon solar cell preparation method
CN109671802A (en) * 2017-10-16 2019-04-23 上海神舟新能源发展有限公司 A kind of back passivation efficient polycrystalline silicon PERC double-side cell technique
CN108231540A (en) * 2017-12-20 2018-06-29 横店集团东磁股份有限公司 A kind of rear cleaning applied to solar cell making herbs into wool
CN109524480A (en) * 2018-11-26 2019-03-26 东方日升(常州)新能源有限公司 A kind of p-type crystal silicon solar battery and preparation method thereof of local contact passivation
CN109659399A (en) * 2018-12-29 2019-04-19 江苏日托光伏科技股份有限公司 A kind of preparation method of the small exposure mask solar battery of MWT
CN110190137A (en) * 2019-04-28 2019-08-30 东方日升(常州)新能源有限公司 A kind of dual layer passivation film and preparation method thereof for front face passivation
CN110299434A (en) * 2019-07-17 2019-10-01 浙江晶科能源有限公司 A kind of production method of N-type double-side cell

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
张博 等: "多晶硅层掺杂浓度对钝化接触效果的影响", 《中国科技信息》 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022100081A1 (en) * 2020-11-10 2022-05-19 浙江爱旭太阳能科技有限公司 Highly efficient solar battery and preparation method therefor
CN112466978A (en) * 2020-11-12 2021-03-09 晋能光伏技术有限责任公司 Battery structure of crystalline silicon/amorphous silicon heterojunction battery and preparation method thereof
CN115172533A (en) * 2022-08-12 2022-10-11 通威太阳能(安徽)有限公司 Solar cell processing method
CN115172533B (en) * 2022-08-12 2024-05-14 通威太阳能(安徽)有限公司 Solar cell processing method

Similar Documents

Publication Publication Date Title
CN112164728A (en) Patterned passivated contact solar cells and methods of making same
CN108666393B (en) Solar cell and preparation method thereof
CN110690296A (en) Efficient back passivation crystalline silicon solar cell and preparation method thereof
CN112186049A (en) PERC solar cell with passivated and contacted front grid lines and preparation method thereof
CN111029441A (en) Grid line passivation contact PERC solar cell and preparation method thereof
CN106711239A (en) Preparation method of PERC solar battery and PERC solar battery
CN102403369A (en) Passivation dielectric film for solar cell
Wang et al. 18.88%-efficient multi-crystalline silicon solar cells by combining Cu-catalyzed chemical etching and post-treatment process
WO2020220394A1 (en) Double-sided power generation solar cell and fabricating method therefor
CN111987191A (en) Method for repairing PERC battery laser membrane opening damage
CN113948611A (en) P-type IBC battery, preparation method and assembly thereof, and photovoltaic system
CN115084314A (en) IBC solar cell preparation method of TOPCon passivation contact structure
CN116741877A (en) TBC battery preparation method and TBC battery
CN110571303B (en) Preparation method of P-type crystalline silicon battery
WO2022156101A1 (en) Solar cell stack passivation structure and preparation method therefor
CN210668401U (en) Silicon-based laminated double-sided solar cell
TW201818557A (en) Solar cell with high photoelectric conversion efficiency and method for producing solar cell with high photoelectric conversion efficiency
CN105244417A (en) Crystalline silicon solar cell and preparation method thereof
WO2022156102A1 (en) Solar cell stack passivation structure and preparation method therefor
CN114023636A (en) Manufacturing method of efficient N-type TOPCon battery with boron diffusion SE structure
CN103904168B (en) The manufacture method of solar battery cell
TWI649887B (en) High photoelectric conversion efficiency solar cell and high photoelectric conversion efficiency solar cell manufacturing method
Yu et al. Impact of Boron Doping Concentration on Tunnel Oxide Passivated Contact in Front Surface for N-Type Poly-Si Based Passivated Contact Bifacial Solar Cells
CN110544726A (en) polycrystalline silicon solar cell with high photoelectric conversion efficiency and preparation method thereof
CN115176345B (en) Solar cell lamination passivation structure and preparation method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20200417

RJ01 Rejection of invention patent application after publication