CN110838326B - Memory erasing method and system - Google Patents

Memory erasing method and system Download PDF

Info

Publication number
CN110838326B
CN110838326B CN201810940748.8A CN201810940748A CN110838326B CN 110838326 B CN110838326 B CN 110838326B CN 201810940748 A CN201810940748 A CN 201810940748A CN 110838326 B CN110838326 B CN 110838326B
Authority
CN
China
Prior art keywords
voltage
erase
erasing
vers
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810940748.8A
Other languages
Chinese (zh)
Other versions
CN110838326A (en
Inventor
贺元魁
潘荣华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhaoyi Innovation Technology Group Co ltd
Original Assignee
GigaDevice Semiconductor Beijing Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GigaDevice Semiconductor Beijing Inc filed Critical GigaDevice Semiconductor Beijing Inc
Priority to CN201810940748.8A priority Critical patent/CN110838326B/en
Publication of CN110838326A publication Critical patent/CN110838326A/en
Application granted granted Critical
Publication of CN110838326B publication Critical patent/CN110838326B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3404—Convergence or correction of memory cell threshold voltages; Repair or recovery of overerased or overprogrammed cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436—Arrangements for verifying correct programming or erasure
    • G11C16/344—Arrangements for verifying correct erasure or for detecting overerased cells
    • G11C16/345—Circuits or methods to detect overerased nonvolatile memory cells, usually during erasure verification

Landscapes

  • Read Only Memory (AREA)

Abstract

The invention discloses a method and a system for erasing a memory. The erasing method of the memory comprises the following steps: applying an erase voltage to the memory cell at erase timing C1; applying a verify voltage to the memory cell at a verify timing Y1; if the verification fails, at least two erase voltages with amplification are applied to the memory cell again after the erase timing C1 for verifying again, the amplification of the erase voltage is DversAt least comprising a first amplification Dvers1And a second amplification Dvers2，Dvers1＞Dvers2The larger the erase voltage is, the larger the increase D of the erase voltage isversThe smaller. The erasing method and system of the memory have the advantage of prolonging the service life of the memory.

Description

Memory erasing method and system
Technical Field
The embodiment of the invention relates to the technical field of memories, in particular to a memory erasing method and system.
Background
The Nand flash memory is a nonvolatile memory and has the advantages of high rewriting speed, large storage capacity and the like. When the Nandflash memory is subjected to erasing operation, verification failure occurs, and after each verification failure, the amplitude of the erasing voltage needs to be increased. In the prior art, the increased amplitudes of the erase voltages are equal every time of erase failure, and when the erase voltages are close to the erase threshold, the erase voltages are increased again, which causes the situation that the erase voltages are much larger than the erase threshold, affects the tunneling oxide film of the memory cell, and reduces the service life of the memory.
Therefore, how to increase the lifetime of the memory becomes a demand in the memory technology field.
Disclosure of Invention
The invention provides a method and a system for erasing a memory, which aim to solve the technical problem that the service life of the memory is reduced during erasing.
In a first aspect, an embodiment of the present invention provides an erasing method for a memory, including the following steps: applying an erase voltage to the memory cell at erase timing C1; applying a verify voltage to the memory cell at a verify timing Y1; if the verification fails, at least two erase voltages with amplification are applied to the memory cell again after the erase timing C1 for verifying again, the amplification of the erase voltage is DversAt least comprising a first amplification Dvers1And a second amplification Dvers2，Dvers1＞Dvers2The larger the erase voltage is, the larger the increase D of the erase voltage isversThe smaller.
Preferably, the magnitude of the erase voltage when the erase voltage is applied to the memory cell at the erase timing C1 is VersWhen applying the erasing voltage to the memory cell for the nth time, the amplitude of the erasing voltage is Vers+(n-1)DversWherein n is a positive integer and n is not less than 1, and D is increased with the increase of the erase voltage in stagesversAnd decreases.
Preferably, the increase D of the erase voltageversFurther comprising a third amplification Dvers3，Vers+(n-1)DversIf m1, the erase voltage is increased to a first increase Dvers1，m1≤Vers+(n-1)DversIf m2, the erase voltage is increased by a second increase Dvers2，Vers+(n-1)DversWhen the voltage is not less than m2, the amplification of the erasing voltage is the third amplification Dvers3M1 is the first threshold of the erase voltage magnitude, and m2 is the second threshold of the erase voltage magnitude.
Preferably, said m2-m1 > Dvers1。
Preferably, at erase timing C1, the first voltage is applied to all word lines and the erase voltage is applied to the substrate of the memory cell.
Preferably, the erase voltage is in a range of 18V to 24V.
Preferably, at the time of verifying timing Y1, a verification voltage is applied to all word lines, and all bit lines are precharged to a precharge voltage; and then discharging all the bit lines for the first time, comparing the voltage of the discharged bit lines with a first judgment voltage, if the voltages of the discharged bit lines are lower than the first judgment voltage, indicating that the verification is successful and the operation can be ended, and otherwise, indicating that the verification fails, erasing the memory again and verifying.
Preferably, the verifying voltage ranges from 0V to 1V.
Preferably, the precharge voltage ranges from 1v to 1.2 v.
In a second aspect, the present inventionThe invention also provides an erasing system of a memory, which comprises: an erase module for applying an erase voltage to the memory cell at an erase timing C1; the verifying module is used for applying verifying voltage to the storage unit when verifying the time sequence Y1; if the verification fails, after the erase sequence C1, the erase module re-applies at least two erase voltages with increased amplitudes to the memory cells, the verification module performs the verification again, the increase D of the erase voltageversAt least comprising a first amplification Dvers1And a second amplification Dvers2，Dvers1＞Dvers2The larger the erase voltage is, the larger the increase D of the erase voltage isversThe smaller.
Compared with the prior art, the invention provides the erasing method and the erasing system of the memory, after the verification fails, at least two erasing voltages with amplification are applied to the memory unit again to perform the verification again, the amplification of the erasing voltage is reduced along with the gradual increase of the erasing voltage, the erasing voltage is closer to the erasing threshold, the amplitude of the erasing voltage increase is smaller after the verification fails each time, even if the amplitude of the erasing voltage exceeds the erasing threshold, the amplitude of the erasing voltage does not exceed the erasing threshold a lot, so that the influence on a tunneling oxide film of the memory unit is avoided, the transitional erasing effect is reduced, the service life of the memory unit of the memory is prolonged, and the erasing speed is ensured and the erasing efficiency is improved because the erasing voltage is large at the beginning.
Drawings
FIG. 1 is a flowchart illustrating a method for erasing a memory according to an embodiment of the present invention.
Fig. 2 is a schematic chip structure diagram of a memory cell in embodiment a of the invention.
FIG. 3 is a circuit diagram of a memory array according to an embodiment of the present invention.
FIG. 4 is a waveform diagram of voltages at different times of the erasing method of the memory according to embodiment A of the present invention.
FIG. 5 is a graph showing the variation of the magnitude of the erase voltage with the increase of the number of verification failures in the embodiment A.
FIG. 6 is a block diagram of an erasing system of a memory according to embodiment B of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention. It should be further noted that, for the convenience of description, only some of the structures related to the present invention are shown in the drawings, not all of the structures.
Before discussing exemplary embodiments in more detail, it should be noted that some exemplary embodiments are described as processes or methods depicted as flowcharts. Although a flowchart may describe the steps as a sequential process, many of the steps can be performed in parallel, concurrently or simultaneously. In addition, the order of the steps may be rearranged. The process may be terminated when its operations are completed, but may have additional steps not included in the figure. The processes may correspond to methods, functions, procedures, subroutines, and the like.
Example A
Referring to fig. 1, fig. 1 is a schematic flow chart illustrating an erasing method of a memory according to an embodiment a of the present invention, the erasing method of the memory is used for improving the endurance and the usability of read data of the memory to improve the lifetime of the memory, and the erasing method of the memory includes the following steps:
step S1: applying an erase voltage to the memory cell at erase timing C1;
step S2: applying a verify voltage to the memory cell at a verify timing Y1;
step S3: if the verification fails, at least two erase voltages with amplification are applied to the memory cell again after the erase timing C1 for verifying again, the amplification of the erase voltage is DversAt least comprising a first amplification Dvers1And a second amplification Dvers2，Dvers1＞Dvers2The larger the erase voltage is, the larger the increase D of the erase voltage isversThe smaller.
Referring to fig. 2, fig. 2 is a schematic diagram of a chip structure of the memory unit 111. The memory cell 111 includes a substrate 1111, a source 1112, a drain 1113, a tunnel oxide film 1114, a floating gate 1115, and a control gate 1116, the substrate 1111 includes a P-well region thereon, the source 1112 and the drain 1113 are disposed in the P-well region, a channel is formed between the source 1112 and the drain 1113, the tunnel oxide film 1114 is formed over the channel between the source 1112 and the drain 1113, the floating gate 1115 is disposed on the tunnel oxide film 1114, and the control gate 1116 is disposed on the floating gate 1115. It will be appreciated that a dielectric film 1117 is disposed between the control gate 1116 and the floating gate 1115. When no charge is accumulated in the floating gate 1115, that is, when data "1" is written, the threshold value is in a negative state, and the memory cell 111 is turned on by the control gate 1116 being 0V. When electrons are accumulated in the floating gate 1115, that is, when data "0" is written, the threshold shift is positive, and the memory cell is turned off by the control gate 1116 being 0V. However, the memory cell is not limited to storing a single bit, and may store a plurality of bits.
In step S1, step S1 is an erasing step, and the data is erased from the memory. The memory is preferably a NAND type memory. Referring to fig. 3, fig. 3 is a schematic circuit structure diagram of the memory array. The memory includes n word lines (WL1, WL2, …, WLn), m bit lines (BL1, BL2, …, BLm), a select gate line SGS, a select gate line SGD, and a common source line SL, and a memory cell portion identified by a dashed box 11 is referred to as a memory cell string. Each memory cell string includes a plurality of the above-described memory cells 111 (i.e., MC1 to MCn); a bit line side selection transistor TD connected to the memory cell MCn as one end portion; and a source-line-side selection transistor TS connected to the memory cell MC1 as the other end, the drain of the bit-line-side selection transistor TD being connected to the corresponding 1 bit line BL, and the source of the source-line-side selection transistor TS being connected to the common source line SL. The control gate of the memory cell 111 is connected to a word line WLi (i is 0 to n), the gate of the bit line side selection transistor TD is connected to the selection gate line SGD, and the gate of the source line side selection transistor TS is connected to the selection gate line SGS.
Referring to fig. 4 and 5, fig. 4 is a schematic diagram showing waveforms at different times of an erasing method of a memory according to the present invention, and fig. 5 is a schematic diagram showing an embodiment aThe embodiment provides a specific erasing step, wherein in the erasing sequence C1, a first voltage is applied to all word lines WL1 WLn, and an erasing voltage V is applied to the substrate of the memory cell 111ers. The first voltage is 0V or negative voltage, erase voltage VersThe range of (A) is 18 to 24V, preferably 19 to 23V. Erase voltage VersIt will be transferred to all bit lines BL and the common source line SL through the substrate PN junction of the memory module in a forward conduction state, leaving the select gate line SGD and the select gate line SGS in a floating state.
In step S2, when verifying the timing Y1, a verification voltage is applied to all word lines WL1 to WLn in the memory, and all bit lines BL1 to BLm are precharged to a precharge voltage; and then discharging all the bit lines BL 1-BLm for the first time, comparing the voltage of the discharged bit lines with a first judgment voltage, if the voltages of all the bit lines BL 1-BLm are lower than the first judgment voltage, indicating that the erasing verification operation is successful, and finishing the operation, otherwise, failing the verification, and needing to erase the memory again and verifying the memory. Preferably, the verify voltage ranges from 0V to 1V. The precharge voltage is in a range of 1V to 1.2V, and the first determination voltage is 06 ° to 1V, preferably 0.8V. It is understood that the erase timing C1 is a period of erasing data from all memory cells in a block of memory cells, and the verify timing Y1 is a period of verifying all memory cells after erasing data at the erase timing C1.
In step S3, the verify timing Y1 fails, and the memory cell is again applied with the increased amplitude D at the erase timing C2-CnversUntil the nth erase voltage Vers+(n-1)Dvers(where n is a positive integer, and n ≧ 1) is greater than or equal to the erase threshold, and verification succeeds at the verification timing Yn. In this embodiment, the increase D of the erase voltageversAnd magnitude V of erase voltageers+(n-1)DversInversely proportional, the larger the erase voltage, the amplification of the erase voltage DversThe smaller, preferably, the magnitude V with the erase voltageers+(n-1)DversIs increased in stages, DversAnd decreases.
Specifically, when the first threshold of the erase voltage amplitude is m1, the second threshold of the erase voltage amplitude is m2, and the amplitude V of the erase voltage isers+(n-1)DversLess than the first threshold m1, an increase D in the erase voltageversIs Dvers1When the magnitude V of the erase voltageers+(n-1)DversAn increase D in the erase voltage when the first threshold value m1 is not less than the second threshold value m2versIs Dvers2When the magnitude V of the erase voltageers+(n-1)DversAn increase D of the erase voltage at a level not less than a second threshold value m2versIs Dvers3. In this embodiment, the increase D of the erase voltagevers1Amplification D greater than erase voltagevers2Increase of erase voltage Dvers2Amplification D greater than erase voltagevers3The first threshold value of the magnitude of the erase voltage is m1 smaller than the first threshold value of the magnitude of the erase voltage is m 2.
Specifically, the magnitude V of the erase voltage at the erase timing C2ersLess than the first threshold m1, a first voltage is applied to all word lines WL1 WLn, and an erase voltage V is applied to the substrate of the memory cell 111ers+Dvers1。
When verifying the timing Y2, applying a verification voltage to all word lines WL1 to WLn in the memory, and precharging all bit lines BL1 to BLm to a precharge voltage; all the bit lines BL 1-BLm are then discharged for a first time, and the discharged bit line voltages are compared with a first determination voltage, wherein the bit line voltages are higher than the first determination voltage, and the verification fails.
At the time of erasing timing C3, the magnitude V of the erasing voltageers+Dvers1Less than the first threshold m1, a first voltage is applied to all word lines WL1 WLn, and an erase voltage V is applied to the substrate of the memory cell 111ers+Dvers1+Dvers1＝Vers+2Dvers1。
When verifying the timing Y3, applying a verification voltage to all word lines WL1 to WLn in the memory, and precharging all bit lines BL1 to BLm to a precharge voltage; all the bit lines BL 1-BLm are then discharged for a first time, and the discharged bit line voltages are compared with a first determination voltage, wherein the bit line voltages are higher than the first determination voltage, and the verification fails.
According to the above erase and verify method, the magnitude of the erase voltage applied to the substrate of the memory cell 111 until the erase timing C5 is Vers+2Dvers1+Dvers2+Dvers3When the bit line voltage after discharging is lower than the first judgment voltage, the verification can be successful. At this time, the magnitude V of the erase voltageers+2Dvers1+Dvers2+Dvers3Greater than the erase threshold.
I.e. the magnitude V of the erase voltageers+(n-1)DversIf m1, the erase voltage amplitude of each verification failure is Dvers1，m1≤Vers+(n-1)DversIf m2, the erase voltage amplitude of each verification failure is Dvers2Amplitude V of the erase voltageers+(n-1)DversWhen the voltage is not less than m2, the increase of the erasing voltage is Dvers3. In this embodiment, the erase voltage is amplified by DversThe variation is adjusted in three stages. It is understood that m1, m2, Dvers1、Dvers2And Dvers3The values of (A) can be varied as desired, e.g. m1, m2, Dvers1、Dvers2And Dvers3The value of (c) may vary depending on the erase threshold. Preferably, m2-m1 > Dvers1At Vers+(n-1)Dvers< m1, the magnitude of the erase voltage is increased by Dvers1Nor will the magnitude of the erase voltage be greater than m 2. It is understood that the increase change of the erase voltage can be divided into two stages or more than three stages, and the invention is not limited thereto, and falls within the protection scope of the invention without departing from the concept of the invention.
As the magnitude of the erase voltage increases, the erase voltage gradually approaches the erase threshold. Due to the increased magnitude of the erase voltage, the increase D of the erase voltageversDecreasing, so that after the magnitude of the erase voltage approaches the erase threshold, the verify failure again increases the magnitude of the erase voltage, even though the erase voltage is close to the erase thresholdThe amplitude of the erase voltage does not exceed the erase threshold much, so that the tunnel oxide film 1114 of the memory cell 111 is not affected, the transient erase effect is reduced, the life of the memory cell of the memory is prolonged, and the erase success rate is ensured.
Example B
Referring to fig. 6, fig. 6 is a block diagram of the erasing system 12 of the memory according to the present invention. The memory erasing system 12 can perform the memory erasing method provided by any embodiment of the invention. The memory erase system 12 includes:
an erase module 121 for applying an erase voltage to the memory cell at an erase timing C1;
a verifying module 122, configured to apply a verifying voltage to the memory cell when verifying the timing Y1;
if the verification fails, after the erase timing C1, the erase module 121 re-applies at least two erase voltages with increased amplitudes to the memory cells, and the verification module 122 performs the verification again with increased amplitudes D of the erase voltagesversAt least comprising a first amplification Dvers1And a second amplification Dvers2，Dvers1＞Dvers2The larger the erase voltage is, the larger the increase D of the erase voltage isversThe smaller.
With the erasing system 12 of the memory of the present invention, after the verification fails, the erasing module 121 applies the erasing voltage to the memory cell again, the verifying module 122 verifies again, the erasing voltage gradually increases with the increase of the verification failure times, and the increase D of the erasing voltage every timeversInversely proportional to the magnitude of the erase voltage, the closer the erase voltage is to the erase threshold, the greater the amplification D of the erase voltage after each verify failureversThe smaller the magnitude of the erase voltage is, even if the magnitude of the erase voltage exceeds the erase threshold, the magnitude of the erase voltage does not exceed the erase threshold so as not to affect the tunnel oxide film 1114 of the memory cell 111, thereby reducing the transient erase effect and improving the lifetime of the memory cell of the memory.
It is understood that the contents of embodiment a and embodiment B of the present invention can be supplemented and described.
Compared with the prior art, the invention provides the erasing method and the erasing system of the memory, after the verification fails, at least two erasing voltages with amplification are applied to the memory unit again to perform the verification again, the amplification of the erasing voltage is reduced along with the gradual increase of the erasing voltage, the erasing voltage is closer to the erasing threshold, the amplitude of the erasing voltage increase is smaller after the verification fails each time, even if the amplitude of the erasing voltage exceeds the erasing threshold, the amplitude of the erasing voltage does not exceed the erasing threshold a lot, so that the influence on a tunneling oxide film of the memory unit is avoided, the transitional erasing effect is reduced, the service life of the memory unit of the memory is prolonged, and the erasing speed is ensured and the erasing efficiency is improved because the erasing voltage is large at the beginning.
It should be noted that, in all the above embodiments, the included units and modules are only divided according to functional logic, but are not limited to the above division as long as the corresponding functions can be implemented; in addition, specific names of the functional units are only for convenience of distinguishing from each other, and are not used for limiting the protection scope of the present invention.
It is to be noted that the foregoing is only illustrative of the preferred embodiments of the present invention and the technical principles employed. It will be understood by those skilled in the art that the present invention is not limited to the particular embodiments described herein, but is capable of various obvious changes, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail by the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the spirit of the present invention, and the scope of the present invention is determined by the scope of the appended claims.

Claims (8)

1. An erasing method of a memory, comprising the steps of:
an erase voltage is applied to the substrate of the memory cell at erase timing C1;
applying a verify voltage to a word line of the memory cell at a verify timing Y1;
if the verification fails, at least two erase voltages with amplification are applied to the memory cell again after the erase timing C1 for verifying again, the amplification of the erase voltage is DversAt least comprising a first amplification Dvers1And a second amplification Dvers2，Dvers1＞Dvers2The larger the erase voltage is, the larger the increase D of the erase voltage isversThe smaller;
the magnitude of the erase voltage when the erase voltage is applied to the memory cell at the erase timing C1 is VersWhen applying the erasing voltage to the memory cell for the nth time, the amplitude of the erasing voltage is Vers+(n-1)DversWherein n is a positive integer and n is not less than 1, and D is increased with the increase of the erase voltage in stagesversDecrease;
amplification of the erase voltage DversFurther comprising a third amplification Dvers3，Vers+(n-1)DversIf m1, the erase voltage is increased to a first increase Dvers1，m1≤Vers+(n-1)DversIf m2, the erase voltage is increased by a second increase Dvers2，Vers+(n-1)DversWhen the voltage is not less than m2, the amplification of the erasing voltage is the third amplification Dvers3M1 is the first threshold of the erase voltage magnitude, and m2 is the second threshold of the erase voltage magnitude.
2. An erasing method of a memory according to claim 1, wherein: m2-m1 > Dvers1。
3. An erasing method of a memory according to claim 1, wherein: at erase timing C1, a first voltage is applied to all word lines and an erase voltage is applied to the substrate of the memory cell.
4. An erasing method of a memory according to claim 1, wherein: the range of the erase voltage is 18V to 24V.
5. An erasing method of a memory according to claim 1, wherein: at the time of verifying timing Y1, a verification voltage is applied to all word lines, and all bit lines are precharged to a precharge voltage; and then discharging all the bit lines for the first time, comparing the voltage of the discharged bit lines with a first judgment voltage, if the voltage of the discharged bit lines is lower than the first judgment voltage, indicating that the verification is successful and the operation is finished, and otherwise, indicating that the verification fails, erasing the memory again and verifying.
6. An erasing method of a memory according to claim 1, wherein: the range of the verification voltage is 0V-1V.
7. An erasing method of a memory according to claim 5, wherein: the precharge voltage ranges from 1v to 1.2 v.
8. An erasing system of a memory, the erasing system of the memory comprising:
an erase module for applying an erase voltage to the substrate of the memory cell at an erase timing C1;
a verification module for applying a verification voltage to the word line of the memory cell at a verification timing Y1;
if the verification fails, after the erase sequence C1, the erase module re-applies at least two erase voltages with increased amplitudes to the memory cells, the verification module performs the verification again, the increase D of the erase voltageversAt least comprising a first amplification Dvers1And a second amplification Dvers2，Dvers1＞Dvers2The larger the erase voltage is, the larger the increase D of the erase voltage isversThe smaller;
the magnitude of the erase voltage when the erase voltage is applied to the memory cell at the erase timing C1 is VersWhen applying the erasing voltage to the memory cell for the nth time, the amplitude of the erasing voltage is Vers+(n-1)DversWherein n is a positive integer and n is not less than 1, and D is increased with the increase of the erase voltage in stagesversDecrease;
the erasing voltageAmplification of DversFurther comprising a third amplification Dvers3，Vers+(n-1)DversIf m1, the erase voltage is increased to a first increase Dvers1，m1≤Vers+(n-1)DversIf m2, the erase voltage is increased by a second increase Dvers2，Vers+(n-1)DversWhen the voltage is not less than m2, the amplification of the erasing voltage is the third amplification Dvers3M1 is the first threshold of the erase voltage magnitude, and m2 is the second threshold of the erase voltage magnitude.
CN201810940748.8A 2018-08-17 2018-08-17 Memory erasing method and system Active CN110838326B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810940748.8A CN110838326B (en) 2018-08-17 2018-08-17 Memory erasing method and system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810940748.8A CN110838326B (en) 2018-08-17 2018-08-17 Memory erasing method and system

Publications (2)

Publication Number Publication Date
CN110838326A CN110838326A (en) 2020-02-25
CN110838326B true CN110838326B (en) 2022-03-11

Family

ID=69574283

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810940748.8A Active CN110838326B (en) 2018-08-17 2018-08-17 Memory erasing method and system

Country Status (1)

Country Link
CN (1) CN110838326B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1672218A (en) * 2002-07-31 2005-09-21 先进微装置公司 A system and method for erase voltage control during multiple sector erase of a flash memory device
CN102136295A (en) * 2011-04-22 2011-07-27 上海宏力半导体制造有限公司 Data wiping method for NOR flash memory
CN104282337A (en) * 2013-07-01 2015-01-14 三星电子株式会社 Storage device and a write method thereof

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101468096B1 (en) * 2008-10-24 2014-12-04 삼성전자주식회사 Method for operating nonvolatile memory device and memory system including the same
JP2010225221A (en) * 2009-03-23 2010-10-07 Toshiba Corp Semiconductor memory device
KR102291309B1 (en) * 2015-05-20 2021-08-20 삼성전자주식회사 Nonvolatile memory device and storage device including nonvolatile memory device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1672218A (en) * 2002-07-31 2005-09-21 先进微装置公司 A system and method for erase voltage control during multiple sector erase of a flash memory device
CN102136295A (en) * 2011-04-22 2011-07-27 上海宏力半导体制造有限公司 Data wiping method for NOR flash memory
CN104282337A (en) * 2013-07-01 2015-01-14 三星电子株式会社 Storage device and a write method thereof

Also Published As

Publication number Publication date
CN110838326A (en) 2020-02-25

Similar Documents

Publication Publication Date Title
US11651817B2 (en) Semiconductor memory device
JP4902002B1 (en) Nonvolatile semiconductor memory device
JP5112180B2 (en) Three-dimensional structure flash memory device with improved driving method and driving method thereof
US8711634B2 (en) Nonvolatile semiconductor memory device and method for controlling the same
US9070474B2 (en) Nonvolatile semiconductor memory device
JP2009193631A (en) Nonvolatile semiconductor memory device
US9053793B2 (en) Semiconductor memory device and method of operating the same
JP2014002810A (en) Nonvolatile semiconductor memory device
US20110292734A1 (en) Method of programming nonvolatile memory device
US9202575B2 (en) Nonvolatile semiconductor memory device
US20150078083A1 (en) Nonvolatile semiconductor memory device
US8953371B2 (en) Semiconductor storage device
CN110838329B (en) Memory erasing method and system
JP2021047939A (en) Semiconductor storage device
CN110838326B (en) Memory erasing method and system
CN110838330B (en) Memory erasing method and system
KR20080090801A (en) Erase method for nand flash memory device
JP5787921B2 (en) Nonvolatile semiconductor memory device
CN110838328B (en) Memory erasing method and system
CN110838318A (en) Method and system for improving data reliability of memory
CN110888519B (en) Method and system for programming memory
CN110838327A (en) Memory erasing method and system
CN110838321A (en) Programming method and system of memory
CN110838320A (en) Programming method and system of memory
CN110838324A (en) Programming method and system of memory

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address
CP03 Change of name, title or address

Address after: Room 101, Floor 1-5, Building 8, Yard 9, Fenghao East Road, Haidian District, Beijing 100094

Patentee after: Zhaoyi Innovation Technology Group Co.,Ltd.

Address before: 100083 12 Floors, Block A, Tiangong Building, Science and Technology University, 30 College Road, Haidian District, Beijing

Patentee before: GIGADEVICE SEMICONDUCTOR(BEIJING) Inc.