CN110827784A - Drive circuit and control method thereof - Google Patents
Drive circuit and control method thereof Download PDFInfo
- Publication number
- CN110827784A CN110827784A CN201911014765.XA CN201911014765A CN110827784A CN 110827784 A CN110827784 A CN 110827784A CN 201911014765 A CN201911014765 A CN 201911014765A CN 110827784 A CN110827784 A CN 110827784A
- Authority
- CN
- China
- Prior art keywords
- voltage
- power input
- input end
- voltage output
- triode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 13
- 238000004519 manufacturing process Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/06—Adjustment of display parameters
- G09G2320/0673—Adjustment of display parameters for control of gamma adjustment, e.g. selecting another gamma curve
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention provides a driving circuit and a control method thereof, wherein the driving circuit comprises: a power management chip including a first voltage output terminal and a second voltage output terminal; the source driving chip is provided with a first power supply input end and a second power supply input end; a gamma chip having a third power input terminal and a fourth power input terminal; wherein the first voltage output terminal is connected to the first power input terminal and the third power input terminal, respectively; the control module is respectively connected with the first voltage output end, the second power input end and the fourth power input end, and the control module is used for controlling the second voltage output end to be respectively connected with the second power input end and the fourth power input end when the first voltage is greater than or equal to the preset voltage. The driving circuit and the control method thereof can avoid the source driving chip and the gamma chip from being damaged, thereby ensuring the normal work of the circuit.
Description
[ technical field ] A method for producing a semiconductor device
The present invention relates to the field of display technologies, and in particular, to a driving circuit and a control method thereof.
[ background of the invention ]
As shown in fig. 1, the conventional driving circuit includes a Power management chip (Power IC)10, a gamma chip 20, and a source driving chip 30, wherein the Power management chip 10 provides a first voltage DVDD 'and a second voltage AVDD' to the source driving chip 30 and the gamma chip 20.
Either the source driver chip or the gamma chip requires that the DVDD 'be built before the AVDD'. Only when the first voltage is first established, the source driver chip 30 and the gamma chip 20 can complete the initialization operation, so that the analog circuit modules of the source driver chip 30 and the gamma chip 20 can normally operate. If the second voltage is first established, damage may be caused to the source driver chip and the gamma chip.
In fig. 2, the abscissa represents time, and the ordinate represents voltage, however, the output time t2 of the first voltage DVDD 'of the conventional driving circuit is often later than the output time t1 of the second voltage AVDD', that is, the timings of the first voltage and the second voltage are prone to generate errors, which may cause the source driver chip and the gamma chip to be damaged, and thus the circuit may not work normally.
Therefore, it is necessary to provide a driving circuit and a control method thereof to solve the problems of the prior art.
[ summary of the invention ]
The invention aims to provide a driving circuit and a control method thereof, which can prevent a source driving chip and a gamma chip from being damaged, and further enable the circuit to work normally.
To solve the above technical problem, the present invention provides a driving circuit, including:
a power management chip including a first voltage output terminal and a second voltage output terminal; the first voltage output end is used for outputting a first voltage, and the second voltage output end is used for outputting a second voltage;
the source driving chip is provided with a first power supply input end and a second power supply input end;
a gamma chip having a third power input terminal and a fourth power input terminal; wherein the first voltage output terminal is connected to the first power input terminal and the third power input terminal, respectively;
the control module is respectively connected with the first voltage output end, the second power input end and the fourth power input end, and the control module is used for controlling the second voltage output end to be respectively connected with the second power input end and the fourth power input end when the first voltage is greater than or equal to the preset voltage.
The present invention also provides a control method of a driving circuit, which includes:
when the output voltage of the first voltage output end is greater than or equal to the preset voltage, controlling the second voltage output end to be respectively connected with the second power supply input end and the fourth power supply input end;
and when the output voltage of the first voltage output end is smaller than the preset voltage, controlling the second voltage output end to be disconnected with the second power input end and the fourth power input end respectively.
According to the driving circuit and the control method thereof, the control module is respectively connected with the first voltage output end, the second power input end and the fourth power input end by adding the control module, and when the first voltage is greater than or equal to the preset voltage, the control module controls the second voltage output end to be respectively connected with the second power input end and the fourth power input end, so that the output time of the first voltage DVDD is earlier than that of the second voltage AVDD, the time sequence of the voltage supplied to the gamma chip and the source driving chip is ensured to meet the working requirement, the source driving chip and the gamma chip are prevented from being damaged, and the circuit is enabled to work normally.
[ description of the drawings ]
Fig. 1 is a schematic structural diagram of a conventional driving circuit.
Fig. 2 is a timing diagram of a conventional first voltage and a conventional second voltage.
Fig. 3 is a schematic structural diagram of a driving circuit according to the present invention.
FIG. 4 is a timing diagram of the first voltage and the second voltage of the present invention.
[ detailed description ] embodiments
The following description of the embodiments refers to the accompanying drawings for illustrating the specific embodiments in which the invention may be practiced. In the present invention, directional terms such as "up", "down", "front", "back", "left", "right", "inner", "outer", "side", etc. refer to directions of the attached drawings. Accordingly, the directional terms used are used for explanation and understanding of the present invention, and are not used for limiting the present invention. In the drawings, elements having similar structures are denoted by the same reference numerals.
Referring to fig. 3 and 4, fig. 3 is a schematic structural diagram of a driving circuit according to the present invention.
As shown in fig. 3, the driving circuit of the present invention includes a power management chip 10, a gamma chip 20, a source driving chip 30, and a control module 40.
The power management chip 10 includes a first voltage output terminal 11 and a second voltage output terminal 12; the first voltage output terminal 11 is configured to output a first voltage DVDD, and the second voltage output terminal 12 is configured to output a second voltage AVDD. The first voltage DVDD is a logic voltage, and the logic voltage mainly supplies power to the power supply driving chip 30 and the logic circuit module inside the gamma chip 20. The second voltage AVDD is an analog voltage, and is mainly used for supplying power to the Source driver chip 30 and an analog circuit module inside the gamma chip 30, for example, the AVDD supplies power to a digital-to-analog conversion module (DAC) inside the Source driver IC.
The gamma chip 20 has a third power input terminal 21 and a fourth power input terminal 22.
The source driver chip 30 has a first power input terminal 31 and a second power input terminal 32. Wherein the first voltage output terminal 11 is connected to the first power input terminal 31 and the third power input terminal 21, respectively.
The control module 40 is respectively connected to the first voltage output terminal 11, the second voltage output terminal 12, the second power input terminal 32, and the fourth power input terminal 22, and the control module 40 is configured to control the second voltage output terminal 12 to be respectively connected to the second power input terminal 32 and the fourth power input terminal 22 when the first voltage DVDD is greater than or equal to a preset voltage.
The control module 40 is further configured to control the second voltage output terminal 12 to be disconnected from the second power input terminal 32 and the fourth power input terminal 22 when the first voltage DVDD is smaller than the preset voltage.
In one embodiment, the control module 40 comprises a transistor T1, the gate of the transistor T1 is connected to the first voltage output terminal 11, the source of the transistor T1 is connected to the second voltage output terminal 12, and the drain of the transistor T1 is connected to the second power input terminal 32 and the fourth power input terminal 22, respectively.
In one embodiment, when the first voltage DVDD is greater than or equal to a predetermined voltage, the transistor T1 is turned on; when the first voltage DVDD is less than a preset voltage, the transistor T1 is turned off. Wherein the transistor may be an NPN type transistor. The triode is an MOS transistor.
The preset voltage is greater than the threshold voltage of the triode.
As shown in fig. 4, the output time t3 of the first voltage DVDD is earlier than the output time t4 of the second voltage AVDD.
In order to enable the time sequence between the first voltage and the second voltage to meet the working requirement, the triode is manufactured according to the difference value between the output time t3 of the first voltage DVDD and the output time t4 of the second voltage AVDD, so that the threshold voltage of the triode is within a preset range. The voltage at point a shown in fig. 4 is the voltage value of the first voltage DVDD corresponding to the turn-on of T1, and as mentioned above, the threshold voltage is related to the manufacturing process of T1, and the voltage is generally between 0.7V and 2.0V according to different processes.
In conjunction with fig. 3 and 4, during a specific operation, since the gate of the transistor T1 is connected to DVDD, the transistor T1 is turned off when its Vgs is equal to or less than a threshold voltage (e.g., 2V), and AVDD is not yet output when DVDD is less than a voltage at point a. And when the Vgs of the triode is larger than the threshold voltage (for example, 2V), the triode is turned on, and the AVDD outputs. For example, when the DVDD voltage is less than or equal to a certain magnitude (e.g., 2.0V), T1 is turned off, and AVDD is not output. When the DVDD voltage is greater than 2V, Vgs of T1 is greater than the threshold voltage, T1 is turned on, and the power management chip 10 transmits AVDD to the drain of T1 through the source of T1, that is, starts to output AVDD to the source driver chip 30 and the gamma chip 20, which can ensure that the timing of the voltages applied to the gamma chip and the source driver chip meets the operational requirements.
In another embodiment, a switch may be provided at a connection point between the second voltage output terminal 12 and the second power input terminal 32 and the fourth power input terminal 22, the switch controls the second voltage output terminal 12 to be disconnected from and connected to the second power input terminal 32 and the fourth power input terminal 22, respectively, and the switch is closed when the first voltage is input for a period of time. Of course, it should be understood that the specific circuit structure of the control module 40 is not limited to the manner shown in fig. 3, and other structures may be adopted.
The present invention also provides a control method of the driving circuit, which includes:
s101, when the output voltage of the first voltage output end is greater than or equal to a preset voltage, controlling the second voltage output end to be connected with the second power supply input end and the fourth power supply input end respectively;
s102, when the output voltage of the first voltage output end is smaller than the preset voltage, the second voltage output end is controlled to be disconnected with the second power supply input end and the fourth power supply input end respectively.
In one embodiment, when the first voltage is less than a preset voltage, the triode is turned off; so that the second voltage output terminal is disconnected from the second power input terminal and the fourth power input terminal, respectively. And when the first voltage is greater than or equal to a preset voltage, the triode is started so that the second voltage output end is respectively connected with the second power input end and the fourth power input end.
For example, when the DVDD voltage is less than or equal to a certain amplitude (e.g., 2.0V), T1 is turned off and AVDD is not output, and when the DVDD voltage is greater than 2V, Vgs of T1 is greater than the threshold voltage, T1 is turned on, and the power management chip 10 transmits AVDD to the drain of T1 through the source of T1, that is, the power management chip 10 starts to output AVDD to the source driver chip 30 and the gamma chip 20, so that the timing of the voltages applied to the gamma chip and the source driver chip can be ensured to meet the operating requirements.
Because a control module is added in the existing driving circuit and is respectively connected with a first voltage output end, a second power input end and a fourth power input end, when the first voltage is greater than or equal to a preset voltage, the control module controls the second voltage output end to be respectively connected with the second power input end and the fourth power input end, so that the output time of the first voltage DVDD is earlier than that of the second voltage AVDD, the time sequence of the voltage supplied to the gamma chip and the source driving chip is ensured to meet the working requirement, the source driving chip and the gamma chip are prevented from being damaged, and the circuit is enabled to work normally; in addition, the phenomenon of black screen can be avoided.
According to the driving circuit and the control method thereof, the control module is respectively connected with the first voltage output end, the second power input end and the fourth power input end by adding the control module, and when the first voltage is greater than or equal to the preset voltage, the control module controls the second voltage output end to be respectively connected with the second power input end and the fourth power input end, so that the output time of the first voltage DVDD is earlier than that of the second voltage AVDD, the voltage time sequence given to the gamma chip and the source driving chip is ensured to meet the working requirement, the source driving chip and the gamma chip are prevented from being damaged, and the circuit is enabled to work normally.
In summary, although the present invention has been described with reference to the preferred embodiments, the above-described preferred embodiments are not intended to limit the present invention, and those skilled in the art can make various changes and modifications without departing from the spirit and scope of the present invention, therefore, the scope of the present invention shall be determined by the appended claims.
Claims (10)
1. A driver circuit, comprising:
a power management chip including a first voltage output terminal and a second voltage output terminal; the first voltage output end is used for outputting a first voltage, and the second voltage output end is used for outputting a second voltage;
the source driving chip is provided with a first power supply input end and a second power supply input end;
a gamma chip having a third power input terminal and a fourth power input terminal; wherein the first voltage output terminal is connected to the first power input terminal and the third power input terminal, respectively;
the control module is respectively connected with the first voltage output end, the second power input end and the fourth power input end, and the control module is used for controlling the second voltage output end to be respectively connected with the second power input end and the fourth power input end when the first voltage is greater than or equal to the preset voltage.
2. The drive circuit according to claim 1,
the control module is further configured to control the second voltage output terminal to be disconnected from the second power input terminal and the fourth power input terminal, respectively, when the first voltage is less than the preset voltage.
3. The drive circuit according to claim 1,
the control module comprises a triode, the grid electrode of the triode is connected with the first voltage output end, the source electrode of the triode is connected with the second voltage output end, and the drain electrode of the triode is connected with the second power input end and the fourth power input end respectively.
4. The drive circuit according to claim 3,
when the first voltage is greater than or equal to the preset voltage, the triode is started; and when the first voltage is less than the preset voltage, the triode is closed.
5. The drive circuit according to claim 4,
the triode is an NPN type triode.
6. The drive circuit according to claim 3,
the preset voltage is greater than the threshold voltage of the triode.
7. The drive circuit according to claim 3,
the output time of the first voltage is earlier than the output time of the second voltage.
8. The drive circuit according to claim 6,
and manufacturing the triode according to the difference between the output time of the first voltage and the output time of the second voltage.
9. The drive circuit according to claim 1,
the first voltage is a logic voltage, and the second voltage is an analog voltage.
10. A control method of a driving circuit, comprising:
when the output voltage of the first voltage output end is greater than or equal to the preset voltage, controlling the second voltage output end to be respectively connected with the second power supply input end and the fourth power supply input end;
and when the output voltage of the first voltage output end is smaller than the preset voltage, controlling the second voltage output end to be disconnected with the second power input end and the fourth power input end respectively.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911014765.XA CN110827784A (en) | 2019-10-24 | 2019-10-24 | Drive circuit and control method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911014765.XA CN110827784A (en) | 2019-10-24 | 2019-10-24 | Drive circuit and control method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110827784A true CN110827784A (en) | 2020-02-21 |
Family
ID=69550484
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911014765.XA Pending CN110827784A (en) | 2019-10-24 | 2019-10-24 | Drive circuit and control method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110827784A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112133251A (en) * | 2020-10-30 | 2020-12-25 | 歌尔科技有限公司 | Wearable device display control method and wearable device |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20070074841A (en) * | 2006-01-10 | 2007-07-18 | 삼성전자주식회사 | Liquid crystal display |
| CN101377907A (en) * | 2007-08-31 | 2009-03-04 | 北京京东方光电科技有限公司 | Delay device for analog power supply signal |
| CN104795040A (en) * | 2015-04-30 | 2015-07-22 | 京东方科技集团股份有限公司 | Array substrate, display device and shutdown ghost improving circuit for display device |
| CN106601207A (en) * | 2017-01-13 | 2017-04-26 | 京东方科技集团股份有限公司 | Control circuit, source control circuit, driving method, and display device |
| CN107103871A (en) * | 2017-06-30 | 2017-08-29 | 京东方科技集团股份有限公司 | The power supply circuit and method of supplying power to of display device and display screen |
| CN109256104A (en) * | 2018-11-22 | 2019-01-22 | 惠科股份有限公司 | display device, display panel power supply system and circuit thereof |
| CN109410851A (en) * | 2017-08-17 | 2019-03-01 | 京东方科技集团股份有限公司 | Display driver circuit, voltage conversion device, display device and its shutdown control method |
-
2019
- 2019-10-24 CN CN201911014765.XA patent/CN110827784A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20070074841A (en) * | 2006-01-10 | 2007-07-18 | 삼성전자주식회사 | Liquid crystal display |
| CN101377907A (en) * | 2007-08-31 | 2009-03-04 | 北京京东方光电科技有限公司 | Delay device for analog power supply signal |
| CN104795040A (en) * | 2015-04-30 | 2015-07-22 | 京东方科技集团股份有限公司 | Array substrate, display device and shutdown ghost improving circuit for display device |
| CN106601207A (en) * | 2017-01-13 | 2017-04-26 | 京东方科技集团股份有限公司 | Control circuit, source control circuit, driving method, and display device |
| CN107103871A (en) * | 2017-06-30 | 2017-08-29 | 京东方科技集团股份有限公司 | The power supply circuit and method of supplying power to of display device and display screen |
| CN109410851A (en) * | 2017-08-17 | 2019-03-01 | 京东方科技集团股份有限公司 | Display driver circuit, voltage conversion device, display device and its shutdown control method |
| CN109256104A (en) * | 2018-11-22 | 2019-01-22 | 惠科股份有限公司 | display device, display panel power supply system and circuit thereof |
Non-Patent Citations (1)
| Title |
|---|
| 彭容修: "《数字电子技术基础》", 31 October 2001, 武汉理工大学出版社 * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112133251A (en) * | 2020-10-30 | 2020-12-25 | 歌尔科技有限公司 | Wearable device display control method and wearable device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10217414B2 (en) | Emission control driver and display device having the same | |
| CN106683631B (en) | The GOA circuits and display device of a kind of IGZO thin film transistor (TFT)s | |
| US11482148B2 (en) | Power supply time sequence control circuit and control method thereof, display driver circuit, and display device | |
| US11054849B2 (en) | Source driver and output buffer thereof | |
| KR20170042703A (en) | Low-temperature polycrystalline silicon semiconductor thin-film transistor-based goa circuit | |
| CN103312133B (en) | Grid driving circuit with voltage clamping function | |
| KR20150028403A (en) | Shift resister | |
| KR20210054657A (en) | Light emission control driver and display device including the same | |
| TWI513155B (en) | Power conversion system | |
| CN110827784A (en) | Drive circuit and control method thereof | |
| US8363037B2 (en) | Reset circuit for power-on and power-off | |
| US9978333B2 (en) | Timing sequences generation circuits and liquid crystal devices | |
| US8860647B2 (en) | Liquid crystal display apparatus and source driving circuit thereof | |
| US11018655B2 (en) | Level shift circuit and display driver integrated circuit | |
| CN110120196B (en) | Level conversion control circuit and array substrate driving circuit | |
| CN101388187B (en) | Reset circuit apply to computer opening/closing | |
| CN115865074A (en) | Level conversion circuit, radio frequency switch control circuit and radio frequency front end module | |
| CN213751895U (en) | AMOLED display screen source electrode medium voltage level driving circuit and AMOLED display screen | |
| CN110311556B (en) | Power module, power control circuit and method for improving insufficient discharge of display panel | |
| US20080088565A1 (en) | Level Shift Circuit and Display Using Same | |
| CN114995575B (en) | Voltage stabilizing circuit for high-low voltage circuit and control method thereof | |
| US9590620B2 (en) | Gate driving circuit and display panel using the same | |
| KR100765514B1 (en) | Driver circuits for liquid crystal display panel | |
| KR102027420B1 (en) | Single input level shifter | |
| CN114421950B (en) | Level conversion circuit, chip and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information | ||
| CB02 | Change of applicant information |
Address after: 9-2 Tangming Avenue, Guangming New District, Shenzhen City, Guangdong Province Applicant after: TCL China Star Optoelectronics Technology Co.,Ltd. Address before: 9-2 Tangming Avenue, Guangming New District, Shenzhen City, Guangdong Province Applicant before: Shenzhen China Star Optoelectronics Technology Co.,Ltd. |
|
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20200221 |