CN110601787A - OLT (optical line terminal) equipment and clock synchronization method thereof - Google Patents
OLT (optical line terminal) equipment and clock synchronization method thereof Download PDFInfo
- Publication number
- CN110601787A CN110601787A CN201910982558.7A CN201910982558A CN110601787A CN 110601787 A CN110601787 A CN 110601787A CN 201910982558 A CN201910982558 A CN 201910982558A CN 110601787 A CN110601787 A CN 110601787A
- Authority
- CN
- China
- Prior art keywords
- clock
- board
- signal
- interface
- olt
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 23
- 230000003287 optical effect Effects 0.000 title description 3
- 238000004519 manufacturing process Methods 0.000 abstract description 7
- 238000004891 communication Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 239000013307 optical fiber Substances 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0682—Clock or time synchronisation in a network by delay compensation, e.g. by compensation of propagation delay or variations thereof, by ranging
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/0001—Selecting arrangements for multiplex systems using optical switching
- H04Q11/0062—Network aspects
- H04Q11/0067—Provisions for optical access or distribution networks, e.g. Gigabit Ethernet Passive Optical Network (GE-PON), ATM-based Passive Optical Network (A-PON), PON-Ring
Abstract
The invention relates to a clock synchronization method of OLT equipment and the OLT equipment, wherein the OLT equipment is provided with a service board and a switch board, and the method comprises the following steps: configuring a clock board in the OLT equipment, wherein the clock board is provided with a signal interface; the clock board acquires a clock signal through the signal interface; and the clock board decodes the clock signal and performs time delay compensation, and then sends the clock signal to the service board and the switch board. The invention integrates a clock board in the OLT equipment, so that the distance between each module and the chip in the OLT equipment is constant, high-precision clock synchronization can be provided only by once fixed time delay compensation, various electric wires and specific interfaces are not required to be added, the production process of the equipment is simplified, and the production cost of the equipment is reduced.
Description
Technical Field
The present invention relates to the technical field of optical fiber communication devices, and in particular, to a clock synchronization method for an OLT device and an OLT device.
Background
Clock signals are commonly used in synchronous circuits to play the role of a timer to ensure that the related electronic components are operated synchronously. The OLT equipment is used as optical communication terminal equipment, and the normal work of the OLT equipment depends on accurate clock signals, so that each chip and an electronic device in the OLT equipment can be synchronized, and the coordinated work of the whole system is realized.
The existing OLT device uses a debugging device to obtain a clock synchronization signal of 1PPS + TOD from a GPS module through an SMA coaxial cable, and then connects to the OLT device through a wired method such as an optical fiber, so as to synchronize the clock signal obtained from the GPS to the OLT device. This approach has the following disadvantages:
1) the clock synchronization signal of the GPS needs to pass through the debugging device and then be transmitted to the OLT device, and as the connection distances between the two are different in different environments, different delay compensations need to be performed to ensure strict synchronization.
2) The clock synchronization signal between the GPS and the debugging equipment needs to be added with a cable with a certain length, and the material cost is increased. The clock synchronization signal between the OLT device and the debugging device requires additional hardware interface costs due to the need to provide corresponding interfaces.
Disclosure of Invention
Therefore, there is a need for a clock synchronization method of an OLT device and the OLT device, so that the distance between a clock board and other modules of the OLT is reduced, the time delay is shortened, and more accurate time delay compensation is provided to achieve more accurate clock synchronization.
In order to achieve the above purpose, the invention adopts the following technical scheme.
The invention provides a clock synchronization method of OLT equipment, wherein the OLT equipment is provided with a service board and a switch board, and the method comprises the following steps:
configuring a clock board in the OLT equipment, wherein the clock board is provided with a signal interface;
the clock board acquires a clock signal through the signal interface;
and the clock board decodes the clock signal and performs time delay compensation, and then sends the clock signal to the service board and the switch board.
In the method, the signal interface is one or more of an SMA antenna interface, a gigabit ethernet interface and a 1PPS + TOD interface.
In the above method, the step of acquiring, by the clock board through the signal interface, the clock signal specifically includes:
the clock board is connected with a GPS module through the signal interface, and clock signals are obtained through the GPS module.
In the above method, the step of sending the clock signal to the service board and the switch board after the clock board decodes and performs the delay compensation on the clock signal specifically includes:
the clock board decodes the acquired clock signals with different formats, converts the clock signals into a signal format suitable for an interface protocol in the equipment, performs corresponding time delay compensation according to the line distance between the clock board and the service board and the line distance between the clock board and the exchange board, and then sends the clock signals to the service board and the exchange board so as to synchronize the clock signals of the service board and the exchange board.
In the method, the clock board is provided with an FPGA module, and the FPGA module is used for decoding the acquired clock signals with different formats, converting the clock signals into a signal format suitable for an in-device interface protocol, and then performing corresponding delay compensation according to the line distance between the clock board and the service board as well as the line distance between the clock board and the exchange board.
The invention also provides OLT equipment, which comprises a service board and a switch board, and further comprises a clock board, wherein the clock board is provided with a signal interface, acquires a clock signal through the signal interface, and is suitable for decoding and time delay compensating the clock signal and then sending the clock signal to the service board and the switch board.
In the OLT apparatus, the signal interface is one or more of an SMA antenna interface, a gigabit ethernet interface, and a 1PPS + TOD interface.
In the OLT device, the clock board is adapted to be connected to a GPS module through the signal interface, and acquire a clock signal through the GPS module.
In the OLT device, the clock board is provided with an FPGA module for decoding the acquired clock signals with different formats, converting the decoded clock signals into a signal format suitable for an interface protocol in the device, and performing corresponding delay compensation according to the line distance between the clock board and the service board and the line distance between the clock board and the exchange board, and the FPGA module is directly connected to the signal interface.
Compared with the prior art, the invention integrates a clock board in the OLT equipment, acquires the clock signal through the clock board, converts the clock signal into a signal format suitable for an interface protocol in the equipment and then distributes the signal format to modules and chips such as an internal service board, an internal exchange board and the like, so that the clock synchronization in the OLT equipment is realized. Moreover, because the distance between each module and the chip in the OLT equipment is constant, high-precision clock synchronization can be provided only by once fixed time delay compensation, various electric wires and specific interfaces do not need to be added, the production process of the equipment is simplified, and the production cost of the equipment is reduced.
Drawings
Fig. 1 is a schematic flowchart of a clock synchronization method of an OLT device in this embodiment;
fig. 2 is a schematic block structure diagram of the OLT apparatus in this embodiment.
The implementation of the objects of the present invention and their functions and principles will be further explained in the detailed description with reference to the attached drawings.
Detailed Description
The following further description is made with reference to the drawings and specific embodiments.
As shown in fig. 1, this embodiment provides a clock synchronization method for an OLT device, where the OLT device has a service board and a switch board, and the method mainly includes the following steps:
s1: configuring a clock board in the OLT equipment, wherein the clock board is provided with a signal interface;
s2: the clock board acquires a clock signal through the signal interface;
s3: and the clock board decodes the clock signal and performs time delay compensation, and then sends the clock signal to the service board and the switch board.
The service board and the switch board are common board cards of the OLT, and functions, structures and principles thereof are known in the art and will not be described in detail herein.
In the method, the signal interface is one or more of an SMA antenna interface, a Gigabit Ethernet (GE) interface and a 1PPS + TOD interface. External clock signals may be received through the SMA antenna interface, the Gigabit Ethernet (GE) interface, and/or the 1PPS + TOD interface, respectively.
Specifically, step S2 specifically includes:
the clock board is connected with a GPS module through the signal interface, and clock signals are obtained through the GPS module.
Preferably, to save costs, the GPS module can be considered as an external module, only for providing a clock signal to the clock board.
Since the interfaces of the external devices may be different, the present embodiment configures a plurality of signal interfaces for the clock board, including but not limited to an SMA antenna interface, a gigabit ethernet interface, and a 1PPS + TOD, and may configure one or more interfaces simultaneously so as to be compatible with different GPS modules.
In this embodiment, the step S3, where the clock board decodes and compensates the clock signal with time delay, and sends the decoded clock signal to the service board and the switch board, specifically includes:
the clock board decodes the acquired clock signals with different formats, converts the clock signals into a signal format suitable for an interface protocol in the equipment, performs corresponding time delay compensation according to the line distance between the clock board and the service board and the line distance between the clock board and the exchange board, and then sends the clock signals to the service board and the exchange board so as to synchronize the clock signals of the service board and the exchange board.
Because the GPS modules may be different, the acquired clock signals may be in different formats, and in order to further enhance system compatibility, the present embodiment may decode the clock signals in different formats, and convert the clock signals into a signal format suitable for the intra-device interface protocol. In addition, because the clock board has a certain line distance with the service board and the switch board, strict synchronization can be ensured only by performing delay compensation, and accurate synchronization in the OLT device can be ensured only after the board cards and modules such as the service board and the switch board receive the clock signals subjected to delay compensation.
In order to reduce the design cost and provide the product reliability, in this embodiment, an FPGA module is disposed in the clock board, and the FPGA module decodes the acquired clock signals with different formats, converts the decoded clock signals into a signal format suitable for an intra-device interface protocol, and then performs corresponding delay compensation according to the line distance between the clock board and the service board and the line distance between the clock board and the exchange board.
Because the FPGA (Field Programmable Gate Array) is a processing chip with reliable function and stable performance, the chip can simplify the circuit and structural design of the product, and the material is easy to obtain, thereby effectively reducing the production cost.
Referring to fig. 2, this embodiment further provides an OLT apparatus 100, which includes a service board 10 and a switch board 20, and further includes a clock board 30, where the clock board 30 is provided with a signal interface, and the clock board 30 is connected to the service board 10 and the switch board 20, and is configured to obtain a clock signal through the signal interface, decode the clock signal, perform delay compensation, and send the clock signal to the service board 10 and the switch board 20.
The signal interface includes, but is not limited to, one or more of an SMA antenna interface, a Gigabit Ethernet (GE) interface, and a 1PPS + TOD interface to improve product compatibility.
In this embodiment, the clock board 30 is adapted to be connected to a GPS module 200 through the signal interface, and the GPS module 200 obtains a clock signal. To save costs, the GPS module 200 may be an external device that is used only to provide a clock signal to the clock board 30.
The clock board 30 is provided with an FPGA module 31, which is used to decode the acquired clock signals with different formats, convert the decoded clock signals into a signal format suitable for an in-device interface protocol, and perform corresponding delay compensation according to the line distance between the clock board 30 and the service board 10 and the switch board 20, where the FPGA module 31 is directly connected to the signal interface.
The functions and principles of the OLT apparatus 100 of this embodiment may refer to the embodiment shown in fig. 1, and are not described herein again.
In summary, the present invention integrates a clock board in the OLT device, and obtains a clock signal through the clock board, and converts the clock signal into a signal format suitable for the interface protocol in the OLT device, and then distributes the signal format to the internal modules and chips such as the service board and the switch board, so as to achieve clock synchronization in the OLT device. Moreover, because the distance between each module and the chip in the equipment is constant, high-precision clock synchronization can be provided only by once fixed time delay compensation, various electric wires and specific interfaces do not need to be added, the production process of the equipment is simplified, and the production cost of the equipment is reduced.
The technical features of the embodiments described above may be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the embodiments described above are not described, but should be considered as being within the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only express several embodiments of the present invention, and the description thereof is more specific and detailed, but not construed as limiting the scope of the present invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the inventive concept, which falls within the scope of the present invention.
Claims (9)
1. A clock synchronization method of an OLT device having a service board and a switch board, the method comprising the steps of:
configuring a clock board in the OLT equipment, wherein the clock board is provided with a signal interface;
the clock board acquires a clock signal through the signal interface;
and the clock board decodes the clock signal and performs time delay compensation, and then sends the clock signal to the service board and the switch board.
2. The clock synchronization method of claim 1, wherein the signal interface is one or more of an SMA antenna interface, a gigabit ethernet interface, and a 1PPS + TOD interface.
3. The clock synchronization method of claim 2, wherein the step of the clock board acquiring the clock signal through the signal interface specifically comprises:
the clock board is connected with a GPS module through the signal interface, and clock signals are obtained through the GPS module.
4. The clock synchronization method according to claim 3, wherein the step of sending the clock signal to the service board and the switch board after the clock board decodes and performs the delay compensation on the clock signal specifically comprises:
the clock board decodes the acquired clock signals with different formats, converts the clock signals into a signal format suitable for the equipment, performs corresponding time delay compensation according to the line distance between the clock board and the service board and the line distance between the clock board and the exchange board, and then sends the clock signals to the service board and the exchange board so as to synchronize the clock signals of the service board and the exchange board.
5. The clock synchronization method according to claim 4, wherein the clock board is provided with an FPGA module, and the FPGA module is configured to decode the acquired clock signals with different formats, convert the clock signals into a signal format suitable for an in-device interface protocol, and perform corresponding delay compensation according to a line distance between the clock board and the service board and the switch board.
6. The OLT equipment comprises a service board and a switch board and is characterized by further comprising a clock board, wherein the clock board is provided with a signal interface, acquires a clock signal through the signal interface and is suitable for decoding and time delay compensating the clock signal and then sending the clock signal to the service board and the switch board.
7. The OLT device of claim 6, wherein: the signal interface is one or more of an SMA antenna interface, a gigabit Ethernet interface and a 1PPS + TOD interface.
8. The OLT device of claim 7, wherein: the clock board is suitable for being connected with a GPS module through the signal interface, and the clock signal is acquired through the GPS module.
9. The OLT apparatus of claim 8, wherein: the clock board is provided with an FPGA module which is used for decoding the acquired clock signals with different formats, converting the clock signals into a signal format suitable for the equipment and then performing corresponding time delay compensation according to the line distance between the clock board and the service board and the line distance between the clock board and the exchange board, and the FPGA module is directly connected with the signal interface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910982558.7A CN110601787A (en) | 2019-10-16 | 2019-10-16 | OLT (optical line terminal) equipment and clock synchronization method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910982558.7A CN110601787A (en) | 2019-10-16 | 2019-10-16 | OLT (optical line terminal) equipment and clock synchronization method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110601787A true CN110601787A (en) | 2019-12-20 |
Family
ID=68867561
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910982558.7A Pending CN110601787A (en) | 2019-10-16 | 2019-10-16 | OLT (optical line terminal) equipment and clock synchronization method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110601787A (en) |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101674503A (en) * | 2009-09-25 | 2010-03-17 | 上海大学 | EPON multi-rate universal transmission equipment |
| CN102201906A (en) * | 2010-03-26 | 2011-09-28 | 大唐移动通信设备有限公司 | Clock signal processing method and equipment |
| CN103188066A (en) * | 2013-02-28 | 2013-07-03 | 中兴通讯股份有限公司 | Reference clock signal processing method and device |
| CN103379005A (en) * | 2012-04-20 | 2013-10-30 | 中兴通讯股份有限公司 | Optical line terminal equipment and implementation method thereof |
| JP2014093719A (en) * | 2012-11-06 | 2014-05-19 | Sumitomo Electric Ind Ltd | Clock generating device, communication device, and synchronous clock switching method |
| JP2014135657A (en) * | 2013-01-10 | 2014-07-24 | Sumitomo Electric Ind Ltd | Synchronization maintenance device, station-side device, customer premises-side device, communication system, and method for maintaining synchronous time |
| CN103959688A (en) * | 2013-12-24 | 2014-07-30 | 华为技术有限公司 | Multiple clock domain clock synchronization method, wire card and Ethernet equipment |
| CN105634642A (en) * | 2016-01-06 | 2016-06-01 | 烽火通信科技股份有限公司 | Clock synchronization method and device for EPON (Ethernet Passive Optical Network) system |
| CN207835468U (en) * | 2018-03-12 | 2018-09-07 | 广州海格通信集团股份有限公司 | Time-frequency unified device, cabinet and server |
| CN109257223A (en) * | 2018-09-29 | 2019-01-22 | 南京泰通科技股份有限公司 | High reliability real-time synchronization data processing equipment |
| CN109640389A (en) * | 2018-12-30 | 2019-04-16 | 广东大普通信技术有限公司 | A kind of method and apparatus of delay compensation |
| CN210225427U (en) * | 2019-10-16 | 2020-03-31 | 深圳市友华通信技术有限公司 | OLT equipment |
-
2019
- 2019-10-16 CN CN201910982558.7A patent/CN110601787A/en active Pending
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101674503A (en) * | 2009-09-25 | 2010-03-17 | 上海大学 | EPON multi-rate universal transmission equipment |
| CN102201906A (en) * | 2010-03-26 | 2011-09-28 | 大唐移动通信设备有限公司 | Clock signal processing method and equipment |
| CN103379005A (en) * | 2012-04-20 | 2013-10-30 | 中兴通讯股份有限公司 | Optical line terminal equipment and implementation method thereof |
| JP2014093719A (en) * | 2012-11-06 | 2014-05-19 | Sumitomo Electric Ind Ltd | Clock generating device, communication device, and synchronous clock switching method |
| JP2014135657A (en) * | 2013-01-10 | 2014-07-24 | Sumitomo Electric Ind Ltd | Synchronization maintenance device, station-side device, customer premises-side device, communication system, and method for maintaining synchronous time |
| CN103188066A (en) * | 2013-02-28 | 2013-07-03 | 中兴通讯股份有限公司 | Reference clock signal processing method and device |
| CN103959688A (en) * | 2013-12-24 | 2014-07-30 | 华为技术有限公司 | Multiple clock domain clock synchronization method, wire card and Ethernet equipment |
| CN105634642A (en) * | 2016-01-06 | 2016-06-01 | 烽火通信科技股份有限公司 | Clock synchronization method and device for EPON (Ethernet Passive Optical Network) system |
| CN207835468U (en) * | 2018-03-12 | 2018-09-07 | 广州海格通信集团股份有限公司 | Time-frequency unified device, cabinet and server |
| CN109257223A (en) * | 2018-09-29 | 2019-01-22 | 南京泰通科技股份有限公司 | High reliability real-time synchronization data processing equipment |
| CN109640389A (en) * | 2018-12-30 | 2019-04-16 | 广东大普通信技术有限公司 | A kind of method and apparatus of delay compensation |
| CN210225427U (en) * | 2019-10-16 | 2020-03-31 | 深圳市友华通信技术有限公司 | OLT equipment |
Non-Patent Citations (1)
| Title |
|---|
| 杨振东;孙地;董冰;: "固网承载移动回传业务新技术研究", 邮电设计技术, no. 05 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9706510B2 (en) | Base station and method for clock synchronization of base station | |
| CN104320843B (en) | Audio synchronization method of Bluetooth sound production device | |
| US8909969B2 (en) | Method, apparatus, and system for performing time synchronization on PCIE devices | |
| CN109996325B (en) | Clock synchronization system and method of wireless sensor network | |
| CN103188066A (en) | Reference clock signal processing method and device | |
| CN112231267B (en) | B code timing method and device for domestic VPX architecture | |
| CN114039600A (en) | Multichannel high-speed AD synchronous acquisition device and method | |
| CN210225427U (en) | OLT equipment | |
| CN108370612B (en) | Method, device and system for clock synchronization between baseband units | |
| CN103141040B (en) | The time synchronized of network participants | |
| CN110601787A (en) | OLT (optical line terminal) equipment and clock synchronization method thereof | |
| US20140003565A1 (en) | Apparatus and method for changing a clock rate for transmission data | |
| CN106209292B (en) | Method and device for realizing SDH optical interface of STM-1 by utilizing oversampling method | |
| CN113534888B (en) | FPGA-based time synchronization method and device for multiple VPX boards | |
| CN108513401B (en) | real-time synchronous large-scale scene control system and implementation method thereof | |
| CN114696938B (en) | Signal processing device, system and method, signal transmission subsystem and system | |
| CN112020133B (en) | Edge calculation server design method for multi-strategy high-precision clock synchronization | |
| US20220417881A1 (en) | Synchronization method and information apparatus | |
| CN110221996A (en) | Controller configuration method and device in main control chip | |
| CN113645167B (en) | Method, system, device and storage medium for transmitting digital audio and power signals | |
| CN108668183B (en) | Optical network synchronization test method and system | |
| KR102338780B1 (en) | Method and Apparatus for Time Synchronization in Energy Management System | |
| CN217590828U (en) | Dual-mode synchronous clock device | |
| US20230379061A1 (en) | Methods and Apparatuses for Automatic Configuration of Ports in an Optical Network | |
| CN215871614U (en) | Encoding apparatus, decoding apparatus, and distributed video system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |