CN110492883A - A kind of method and circuit of the anti-tampering type frequency reducing of C-band phaselocked loop - Google Patents

A kind of method and circuit of the anti-tampering type frequency reducing of C-band phaselocked loop Download PDF

Info

Publication number
CN110492883A
CN110492883A CN201910811596.6A CN201910811596A CN110492883A CN 110492883 A CN110492883 A CN 110492883A CN 201910811596 A CN201910811596 A CN 201910811596A CN 110492883 A CN110492883 A CN 110492883A
Authority
CN
China
Prior art keywords
signal
module
band
amplifying circuit
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201910811596.6A
Other languages
Chinese (zh)
Inventor
叶远龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhuhai Pusisat Technology Co Ltd
Original Assignee
Zhuhai Pusisat Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhuhai Pusisat Technology Co Ltd filed Critical Zhuhai Pusisat Technology Co Ltd
Priority to CN201910811596.6A priority Critical patent/CN110492883A/en
Publication of CN110492883A publication Critical patent/CN110492883A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop

Abstract

The invention discloses the methods and circuit of a kind of anti-tampering type frequency reducing of C-band phaselocked loop, comprising the following steps: is transmitted after receiving satellite TV signal by microstrip;Low noise is amplified by level-one amplifying circuit;It is amplified after capacitive coupling into second amplifying circuit after low noise amplification;Enter radio frequency filter module after capacitive coupling to be filtered out of band signal;It is input to locking phase module and carries out the frequency band that phase demodulation, operation obtain required signal;Intermediate frequency filtering module is transferred to by coupled capacitor to cut down out of band signal;It is locked through frequency band of the LC filter module to signal.Out of band signal is filtered by the satellite-signal received by rf filtering module, then phase demodulation, filtering, voltage-controlled is carried out to signal by locking phase module, out of band signal is carried out by decaying inhibition by intermediate frequency filtering module again, finally by exporting after LC filter module precise signal bandwidth, it effectively prevent the problem of 5G network is to signal interference.

Description

A kind of method and circuit of the anti-tampering type frequency reducing of C-band phaselocked loop
Technical field
The present invention relates to electronic field, the method and circuit of especially a kind of anti-tampering type frequency reducing of C-band phaselocked loop.
Background technique
With the development of science and technology and life, the transmitting of communication is also more more and more universal, watches TV program in family no longer single It is pure by cable television, satellite television is also the favorite selection of user, and sees that the ratio of TV is more next using satellite television It is higher.Wherein, frequency demultiplier is device essential to watching satellite television, but simultaneously also with the continuous development of sci-tech product, more New to regenerate, limited network bandwidth resources can no longer meet the market demand, with the continuous propulsion of 5G network technology, 5G network Frequency range to the product of C-band frequency demultiplier causes great radiativity to interfere on the market at present, the frequency of use of 5G technology and portion Divide bandwidth to receive frequency range to satellite television C-Band and generate conflict, causes the partial programme in satellite television that can not receive, User can not watch, and cause user experience bad.
Summary of the invention
For overcome the deficiencies in the prior art, the purpose of the present invention is to provide a kind of anti-tampering type drops of C-band phaselocked loop The method and circuit of frequency, solve traditional sucrose mode of oscillation frequency is unstable and high and low temperature environment in frequency variation showing greatly As, and it effectively prevent interference of the 5G network to satellite-signal.
Technical solution used by the present invention solves the problems, such as it is:
In a first aspect, the present invention provides a kind of methods of the anti-tampering type frequency reducing of C-band phaselocked loop, comprising the following steps:
It is transmitted after receiving satellite TV signal by microstrip;
Low noise is amplified by level-one amplifying circuit;
Signal after low noise amplification amplifies after capacitive coupling into second amplifying circuit;
Secondary amplified signal enters radio frequency filter module after capacitive coupling and is filtered out of band signal;
The signal is input to the frequency bands that locking phase module progress phase demodulation, operation obtain required signal;
Signal is transferred to intermediate frequency filtering module by coupled capacitor and cuts down out of band signal;
Signal is locked through frequency band of the LC filter module to signal.
Further, it is transmitted after the reception satellite TV signal by microstrip further include: pass through level Polarization reception module and/or vertical polarization receiving module are transmitted after receiving satellite TV signal by microstrip.
Further, described that satellite TV signal is received by horizontal polarization receiving module and/or vertical polarization receiving module There are also following steps after being transmitted afterwards by microstrip: transmitting duplexer through being coupled to micro-strip by coupled capacitor Carry out signal merging.
Further, it is described by first order amplifying circuit by low noise amplify in first order amplifying circuit include FET-CKRF7513。
It is further, described that the signal is input to locking phase modules to carry out phase demodulation, operation obtains in the frequency band of required signal Locking phase module includes RDA3570.
Second aspect, the present invention provides a kind of circuits of the anti-tampering type frequency reducing of C-band phaselocked loop, including defend for receiving The Anneta module of star signal, second amplifying circuit, filters satellite TV signal communications protocol frequency for inhibition at level-one amplifying circuit The rf filtering module of the out of band signal of band, the intermediate frequency filter for the locking phase module of phase demodulation filtering, for out of band signal to be decayed Wave module is used for LC filter module accurate to cutoff frequency bandwidth;
It is the Anneta module, the level-one amplifying circuit, the second amplifying circuit, the rf filtering module, described Locking phase module, the intermediate frequency filtering module and LC filter module are sequentially connected.
Further, the Anneta module includes horizontal polarization receiving module and vertical polarization receiving module, the level-one Amplifying circuit includes that the first level-one amplifying circuit connecting with the horizontal polarization receiving module and the vertical polarization receive mould Second level-one amplifying circuit of block connection.
It further, further include for closing the first level-one amplifying circuit and the second level-one amplifying circuit And transmission duplexer, it is described transmission duplexer connection second amplifying circuit.
Further, the locking phase module includes RDA3570 chip, crystal oscillator, the RDA3570 chip include RFin pin, GND pin, IF pin and VD pin, XTAL1 pin and XTAL2 pin, the locking phase module further include crystal oscillator, the 4th electricity Hold, first resistor, the RFin pin is connect with the rf filtering module, and the IF pin passes through the 4th capacitance connection To the intermediate frequency filtering module, the GND pin is connected to the ground, and the VD pin is connected to the ground by the first resistor, institute It states XTAL1 pin and the XTAL2 pin is connected to by the crystal oscillator.
Further, further include signal output end, the LC filter module include the 5th capacitor, the 6th capacitor, the 7th capacitor, One end of 8th capacitor, the first inductance, the second inductance, third inductance, the 5th capacitor is connect with the intermediate frequency filtering module, The other end is grounded by the first inductance, and one end of the 6th capacitor is grounded by the first inductance, and the other end passes through the second inductance One end of ground connection, the 7th capacitor is grounded by the second inductance, and the other end is grounded by third inductance, the 8th capacitor One end is grounded by third inductance, and the other end connects the signal output end.
The one or more technical solutions provided in the embodiment of the present invention, at least have the following beneficial effects:
Out of band signal is filtered by the satellite-signal received by rf filtering module, then passes through locking phase module Phase demodulation, filtering, voltage-controlled is carried out to signal, then by intermediate frequency filtering module is carried out the power of the out of band signal in signal further Decaying inhibits, and last signal passes through LC filter module, exports suitable satellite-signal after the bandwidth of further precise signal.
Detailed description of the invention
The invention will be further described with example with reference to the accompanying drawing.
Fig. 1 is a kind of flow chart of the method for the anti-tampering type frequency reducing of C-band phaselocked loop that the embodiment of the present invention one provides;
Fig. 2 is a kind of a kind of embodiment party of circuit for the anti-tampering type frequency reducing of C-band phaselocked loop that the embodiment of the present invention one provides The schematic diagram of formula;
Fig. 3 is a kind of circuit diagram of the anti-tampering type frequency reducing of C-band phaselocked loop provided by Embodiment 2 of the present invention.
Specific embodiment
In order to make the objectives, technical solutions, and advantages of the present invention clearer, with reference to the accompanying drawings and embodiments, right The present invention is further elaborated.It should be appreciated that described herein, specific examples are only used to explain the present invention, not For limiting the present invention.
It should be noted that each feature in the embodiment of the present invention can be combined with each other, in this hair if do not conflicted Within bright protection scope.In addition, though having carried out functional module division in schematic device, shows patrol in flow charts Sequence is collected, but in some cases, it can be shown in the sequence execution in the module division being different from device or flow chart The step of out or describing.
Referring to Fig.1, the method for the anti-tampering type frequency reducing of a kind of C-band phaselocked loop of the embodiment of the present invention, comprising the following steps:
It is transmitted after receiving satellite TV signal by microstrip;
Low noise is amplified by level-one amplifying circuit;
Signal after low noise amplification amplifies after capacitive coupling into second amplifying circuit;
Secondary amplified signal enters radio frequency filter module after capacitive coupling and is filtered out of band signal;
The signal is input to the frequency bands that locking phase module progress phase demodulation, operation obtain required signal;
Signal is transferred to intermediate frequency filtering module by coupled capacitor and cuts down out of band signal;
Signal is locked through frequency band of the LC filter module to signal.
A kind of method of the anti-tampering type frequency reducing of C-band phaselocked loop of the embodiment of the present invention, the reception satellite TV signal It is transmitted afterwards by microstrip further include: connect by horizontal polarization receiving module and/or vertical polarization receiving module It is transmitted after receiving satellite TV signal by microstrip.
A kind of method of the anti-tampering type frequency reducing of C-band phaselocked loop of the embodiment of the present invention, it is described to be received by horizontal polarization Module and/or vertical polarization receiving module receive transmitted by microstrip after satellite TV signal after also with Lower step: duplexer progress signal merging is transmitted through being coupled to micro-strip by coupled capacitor.
Referring to Fig. 2-3, a kind of anti-tampering type frequency down circuit of C-band phaselocked loop of the embodiment of the present invention, this circuit design base In a kind of above-mentioned method of the anti-tampering type frequency reducing of C-band phaselocked loop, put including the Anneta module for receiving satellite-signal, level-one Big circuit, second amplifying circuit 64, out of band signal for inhibiting to filter satellite TV signal communications protocol frequency band radio frequency filter Wave module 20, for phase demodulation filtering locking phase module 30, the intermediate frequency filtering module 40 for out of band signal to be decayed, be used for cut The only accurate LC filter module 50 of bandwidth;
Anneta module, level-one amplifying circuit, second amplifying circuit 64, rf filtering module 20, locking phase module 30, intermediate frequency filter Wave module 40 and LC filter module 50 are sequentially connected.
The above-mentioned anti-tampering type frequency down circuit of C-band phaselocked loop mainly passes through three steps and carries out alien frequencies suppression to received satellite-signal System:
1, the narrow frequency of pectination type is set in rf filtering module 20 and inhibits alien frequencies filter circuit, be effectively by radiofrequency signal The frequency of 3.4GHz -3.7GHz inhibits outside.
2, after intermediate frequency amplifies, the signal output end access narrow frequency ceramics low-pass filter of intermediate frequency filtering module 40, Neng Goujin One step inhibits alien frequencies signal;Only allowing intermediate frequency is that the bandwidth signal of 950MHz -1450MHz passes through.
3, signal after processing, the filter circuit being made of again LC filter module 50LC, again by interference signal into Row filters out, and obtains the intermediate-frequency bandwidth of accurate high narrow frequency.
A kind of anti-tampering type frequency down circuit of C-band phaselocked loop of the embodiment of the present invention, Anneta module includes that horizontal polarization connects It receives module 11 and vertical polarization receiving module 12, level-one amplifying circuit includes first connect with horizontal polarization receiving module 11 Level-one amplifying circuit 61, the second level-one amplifying circuit 62 connecting with vertical polarization receiving module 12, receive in a variety of situations Satellite-signal lowers the case where not receiving the satellite-signal of fractional bandwidth due to signal decaying.
A kind of anti-tampering type frequency down circuit of C-band phaselocked loop of the embodiment of the present invention, further includes for putting the first level-one The transmission duplexer 63 that second level-one amplifying circuit 62 of big circuit sum merges, the second level amplification that transmission duplexer 63 connects Circuit 64, the satellite-signal received respectively to horizontal polarization receiving module 11 and vertical polarization receiving module 12 amplify Reinforce, then merged two paths of signals by transmission duplexer 63 and then amplify again, makes the signal for inputting frequency filter module Meet power demand, improves filter effect.
A kind of anti-tampering type frequency down circuit of C-band phaselocked loop of the embodiment of the present invention, amplification module further include for by First capacitor C1 that one amplifying circuit, 61 output signal is coupled, for 62 output signal of the second amplifying circuit to be coupled The second capacitor C2 and third capacitor C3 for coupling 64 output signal of third amplifying circuit, the first amplifying circuit 61, first capacitor C1 with transmission duplexer 63 be sequentially connected, the second amplifying circuit 62, the second capacitor C2 and transmission duplexer 63 according to Secondary connection, third amplifying circuit 64, third capacitor C3 and rf filtering module 20 are sequentially connected, and provide high-frequency signal access, resistance Only low-frequency current enters weak electricity system, guarantees the safety of each circuit module.
A kind of anti-tampering type frequency down circuit of C-band phaselocked loop of the embodiment of the present invention, locking phase module 30 include RDA3570 Chip, crystal oscillator F1, RDA3570 chip include RFin pin, GND pin, IF pin and VD pin, XTAL1 pin and XTAL2 pin, locking phase module 30 further include crystal oscillator F1, the 4th capacitor C4, first resistor R1, RFin pin and rf filtering mould Block 20 connects, and IF pin is connected to intermediate frequency filtering module 40 by the 4th capacitor C4, and GND pin is connected to the ground, and VD pin passes through First resistor R1 is connected to the ground, and XTAL1 pin is connected to XTAL2 pin by crystal oscillator F1, is exported by intermediate frequency filtering module 40 Effective intermediate-freuqncy signal, while crystal oscillator F1 is circuit with stable, the oscillation of accurate single-frequency.
A kind of anti-tampering type frequency down circuit of C-band phaselocked loop of the embodiment of the present invention further includes signal output end, LC filtering Module 50 include the 5th capacitor C5, the 6th capacitor C6, the 7th capacitor C7, the 8th capacitor C8, the first inductance L1, the second inductance L2, Third inductance L3, one end of the 5th capacitor C5 are connect with intermediate frequency filtering module 40, and the other end is grounded by the first inductance L1, the One end of six capacitor C6 is grounded by the first inductance L1, and the other end is grounded by the second inductance L2, and one end of the 7th capacitor C7 is logical The second inductance L2 ground connection is crossed, the other end is grounded by third inductance L3, and one end of the 8th capacitor C8 is grounded by third inductance L3, Other end connection signal output end.
When work, it is that 3.8GHz --- 4.2GHz satellite TV signal completely imports by communications protocol frequency band, simultaneously will Out-of-band frequency is less than 3.8GHz and the frequency greater than 4.2GHz is inhibited and filtered out.Signal is through horizontal polarization receiving module 11 And vertical polarization receiving module 12 is received and carries out low noise amplification to it.Being divided into the first order includes that the first level-one is put Big circuit 61 and the second level-one amplifying circuit 62, the second level include that second amplifying circuit 64 amplifies.Distinguish through transmission duplexer 63 By horizontal polarization and vertical polarization signal imported into the narrow frequency of 20 micro-strip pectination type of rf filtering module inhibit alien frequencies filter circuit into Row filters out;Phase demodulation, filtering, operation are carried out into 30 phase-locked loop chip RDA3570 of locking phase module, passes through intermediate frequency filtering module 40 obtain the intermediate-freuqncy signal of required 950MHz -1450MHz;It again will be with outer letter through 50 microwave low-pass filter of LC filter module It number filters out, inhibit, finally exporting.
An embodiment provides a kind of anti-tampering type frequency demultiplier, including shell and to be placed at shell intracorporal Frequency down circuit;
Frequency down circuit includes horizontal polarization receiving module 11 including the Anneta module Anneta module for receiving satellite-signal And vertical polarization receiving module 12, for inhibit filter satellite TV signal communications protocol frequency band out of band signal radio frequency filter The narrow frequency rejects trap of 20 microwave radio of wave module, for the locking phase module 30RDA3570 chip of phase demodulation filtering, for will be with outer Intermediate frequency filtering module 40 that signal is further decayed, for cutoff frequency bandwidth further accurate LC filter module 50 and Amplification module is additionally provided between Anneta module and locking phase module 30.;
Anneta module, amplification module, rf filtering module 20, locking phase module 30, intermediate frequency filtering module 40 and LC filtering Module 50 is sequentially connected.
Amplification module includes the first level-one amplifying circuit 61 connecting with horizontal polarization receiving module 11 and vertical polarization Second level-one amplifying circuit 62 of the connection of receiving module 12 is used for the first level-one amplifying circuit 61 and the second level-one amplifying circuit The 62 transmission duplexers 63 merged and the second amplifying circuit 64 being connect with transmission duplexer 63.
Amplification module further includes first capacitor C1 for coupling 61 output signal of the first level-one amplifying circuit, uses In the second capacitor C2 for coupling 62 output signal of the second level-one amplifying circuit and it is used for second amplifying circuit 64 is defeated The third capacitor C3 that signal is coupled out, the first level-one amplifying circuit 61, first capacitor C1 and transmission duplexer 63 successively connect It connects, the second level-one amplifying circuit 62, the second capacitor C2 and transmission duplexer 63 are sequentially connected, second amplifying circuit 64, third electricity Hold C3 to be sequentially connected with rf filtering module 20.
RDA3570 chip includes RFin pin, GND pin, IF pin and VD pin, and locking phase module 30 further includes crystal oscillator F1, the 4th capacitor C4, first resistor R1, RFin pin are connect with rf filtering module 20, and IF pin is connected by the 4th capacitor C4 It is connected to intermediate frequency filtering module 40, GND pin is connected to the ground, and VD pin is connected to the ground by first resistor R1.RDA3570 chip Including XTAL1 pin and XTAL2 pin, locking phase module 30 further includes crystal oscillator F1, and XTAL1 pin is connected to by crystal oscillator F1 XTAL2 pin.
It further include signal output end, LC filter module 50 includes the 5th capacitor C5, the 6th capacitor C6, the 7th capacitor C7, the Eight capacitor C8, the first inductance L1, the second inductance L2, one end of third inductance L3, the 5th capacitor C5 and intermediate frequency filtering module 40 connect It connects, the other end is grounded by the first inductance L1, and one end of the 6th capacitor C6 is grounded by the first inductance L1, and the other end passes through second One end of inductance L2 ground connection, the 7th capacitor C7 is grounded by the second inductance L2, and the other end is grounded by third inductance L3, the 8th electricity The one end for holding C8 is grounded by third inductance L3, other end connection signal output end.
When work, satellite TV signal 3.8GHz -4.2GHz is through 11 horizontal polarization H/ of horizontal polarization receiving module Antenna antenna receives, carries out low noise amplification, VGS electricity through 61 first order FET-CKRF7513/Q1 of the first level-one amplifying circuit It presses after being filtered by filter capacitor, provide -0.3 to -0.45V voltage through dropping resistor R1;Its VDS is by phase-locked loop chip 15 feet of RDA3570 provide after filter capacitor filters.Signal after low noise amplification is coupled to micro- through first capacitor C1 The transmission duplexer 63 of band carries out secondary amplification into second amplifying circuit 64.
2, it is vertically polarized 12 vertical polarization V/Antenna antenna received signal of receiving module;Amplify through the second level-one Circuit 62 amplifies.Its VGS voltage provides about -0.3 to -0.5V voltage by filter capacitor, current-limiting resistance.Its VDS is by locking phase 6 feet of loop chip RDA3570 provide about+2.5V voltage after filter capacitor.Second level-one amplifying circuit 62 carries out low noise The amplified signal of sound is coupled to the transmission duplexer 63 of micro-strip through the second capacitor C2, carries out two into second amplifying circuit 64 Secondary amplification
3, the narrow frequency rejects trap of microwave radio is coupled to through third capacitor C3 after the amplification of second amplifying circuit 64;By band External signal is filtered out the signal that i.e. rejection frequency is 3.2GHz -3.7GHz, after be input to phase-locked loop chip RDA3570; Obtain required frequency 950MHz -1450MHz through phase demodulation, operation etc. inside chip RDA3570, coupled through the 4th capacitor C4 it is defeated Out;Out of band signal at this time inhibits to be about -30db;Again through 40 microwave low-pass filter of intermediate frequency filtering module by out of band signal into one Step abatement;Guarantee that out of band signal decays to -40db or more, by processed signal through the 5th capacitor C5, the 6th capacitor C6, the 7th The microstrip lines inductive circuit such as capacitor C7, the 8th capacitor C8 and the first inductance L1, the second inductance L2, third inductance L3 is made into more Grade LC filter circuit, to the further accurate lock of cutoff frequency bandwidth, to effectively prevent interference of the 5G network to satellite-signal The problem of.
It is to be illustrated to preferable implementation of the invention, but the invention is not limited to above-mentioned embodiment party above Formula, those skilled in the art can also make various equivalent variations on the premise of without prejudice to spirit of the invention or replace It changes, these equivalent deformations or replacement are all included in the scope defined by the claims of the present application.

Claims (10)

1. a kind of method of the anti-tampering type frequency reducing of C-band phaselocked loop, it is characterised in that: the following steps are included:
It is transmitted after receiving satellite TV signal by microstrip;
Low noise is amplified by level-one amplifying circuit;
Signal after low noise amplification amplifies after capacitive coupling into second amplifying circuit;
Secondary amplified signal enters radio frequency filter module after capacitive coupling and is filtered out of band signal;
The signal is input to the frequency bands that locking phase module progress phase demodulation, operation obtain required signal;
Signal is transferred to intermediate frequency filtering module by coupled capacitor and cuts down out of band signal;
Signal is locked through frequency band of the LC filter module to signal.
2. a kind of method of the anti-tampering type frequency reducing of C-band phaselocked loop according to claim 1, it is characterised in that:
It is transmitted after the reception satellite TV signal by microstrip further include:
Pass through microstrip transmission line after receiving satellite TV signal by horizontal polarization receiving module and/or vertical polarization receiving module It is transmitted on road.
3. a kind of method of the anti-tampering type frequency reducing of C-band phaselocked loop according to claim 2, it is characterised in that:
It is described to be received after satellite TV signal by horizontal polarization receiving module and/or vertical polarization receiving module through micro-strip biography There are also following steps after defeated route is transmitted:
Duplexer progress signal merging is transmitted through being coupled to micro-strip by coupled capacitor.
4. a kind of method of the anti-tampering type frequency reducing of C-band phaselocked loop according to claim 1, it is characterised in that: the warp Cross first order amplifying circuit by low noise amplify in first order amplifying circuit include FET-CKRF7513.
5. a kind of method of the anti-tampering type frequency reducing of C-band phaselocked loop according to claim 1, it is characterised in that: described to incite somebody to action Signal is input to locking phase module progress phase demodulation, operation show that the locking phase module in the frequency band of required signal includes RDA3570.
6. a kind of circuit of the anti-tampering type frequency reducing of C-band phaselocked loop, it is characterised in that: including the antenna for receiving satellite-signal Module, level-one amplifying circuit, second amplifying circuit, the out of band signal for inhibiting filtering satellite TV signal communications protocol frequency band Rf filtering module, the locking phase module for phase demodulation filtering, the intermediate frequency filtering module for out of band signal to be decayed, be used for pair The accurate LC filter module of cutoff frequency bandwidth;
The Anneta module, the level-one amplifying circuit, the second amplifying circuit, the rf filtering module, the locking phase Module, the intermediate frequency filtering module and LC filter module are sequentially connected.
7. a kind of circuit of the anti-tampering type frequency reducing of C-band phaselocked loop according to claim 6, it is characterised in that: the day Wire module includes horizontal polarization receiving module and vertical polarization receiving module, and the level-one amplifying circuit includes and the level First level-one amplifying circuit of polarization reception module connection, the second level-one amplification electricity being connect with the vertical polarization receiving module Road.
8. a kind of circuit of the anti-tampering type frequency reducing of C-band phaselocked loop according to claim 7, it is characterised in that: further include Transmission duplexer for merging the first level-one amplifying circuit and the second level-one amplifying circuit, the biography The second amplifying circuit of defeated duplexer connection.
9. a kind of circuit of the anti-tampering type frequency reducing of C-band phaselocked loop according to claim 6, it is characterised in that: the lock Phase module includes RDA3570 chip, crystal oscillator, and the RDA3570 chip includes that RFin pin, GND pin, IF pin and VD draw Foot, XTAL1 pin and XTAL2 pin, the locking phase module further include crystal oscillator, the 4th capacitor, first resistor, and the RFin draws Foot is connect with the rf filtering module, and the IF pin passes through the 4th capacitance connection to the intermediate frequency filtering module, institute It states GND pin to be connected to the ground, the VD pin is connected to the ground by the first resistor, and the XTAL1 pin passes through the crystalline substance Vibration is connected to the XTAL2 pin.
10. a kind of circuit of the anti-tampering type frequency reducing of C-band phaselocked loop according to claim 6, it is characterised in that: further include Signal output end, the LC filter module include the 5th capacitor, the 6th capacitor, the 7th capacitor, the 8th capacitor, the first inductance, the One end of two inductance, third inductance, the 5th capacitor is connect with the intermediate frequency filtering module, and the other end is connect by the first inductance The one end on ground, the 6th capacitor is grounded by the first inductance, and the other end is grounded by the second inductance, and the one of the 7th capacitor End is grounded by the second inductance, and the other end is grounded by third inductance, and one end of the 8th capacitor is grounded by third inductance, The other end connects the signal output end.
CN201910811596.6A 2019-08-30 2019-08-30 A kind of method and circuit of the anti-tampering type frequency reducing of C-band phaselocked loop Pending CN110492883A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910811596.6A CN110492883A (en) 2019-08-30 2019-08-30 A kind of method and circuit of the anti-tampering type frequency reducing of C-band phaselocked loop

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910811596.6A CN110492883A (en) 2019-08-30 2019-08-30 A kind of method and circuit of the anti-tampering type frequency reducing of C-band phaselocked loop

Publications (1)

Publication Number Publication Date
CN110492883A true CN110492883A (en) 2019-11-22

Family

ID=68555314

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910811596.6A Pending CN110492883A (en) 2019-08-30 2019-08-30 A kind of method and circuit of the anti-tampering type frequency reducing of C-band phaselocked loop

Country Status (1)

Country Link
CN (1) CN110492883A (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5973568A (en) * 1998-06-01 1999-10-26 Motorola Inc. Power amplifier output module for dual-mode digital systems
JP2004357280A (en) * 2003-05-01 2004-12-16 Murata Mfg Co Ltd High frequency module
JP2006180352A (en) * 2004-12-24 2006-07-06 Soshin Electric Co Ltd Electronic component
US20120184233A1 (en) * 2010-04-20 2012-07-19 Rf Micro Devices, Inc. Combined rf detector and rf attenuator with concurrent outputs
CN203279020U (en) * 2013-04-28 2013-11-06 深圳市高巨电子有限公司 C-waveband high frequency head
CN104218971A (en) * 2014-09-26 2014-12-17 四川九州电子科技股份有限公司 Radio frequency circuit compatible with three transmission modes
WO2017113501A1 (en) * 2015-12-28 2017-07-06 深圳市华讯方舟卫星通信有限公司 Signal transceiver and manufacturing method therefor
CN107294609A (en) * 2017-07-19 2017-10-24 泉州泽仕通科技有限公司 Wideband digital cluster optical fiber coverage system
CN211019020U (en) * 2019-08-30 2020-07-14 珠海市普斯赛特科技有限公司 Anti-interference frequency demultiplier

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5973568A (en) * 1998-06-01 1999-10-26 Motorola Inc. Power amplifier output module for dual-mode digital systems
JP2004357280A (en) * 2003-05-01 2004-12-16 Murata Mfg Co Ltd High frequency module
JP2006180352A (en) * 2004-12-24 2006-07-06 Soshin Electric Co Ltd Electronic component
US20120184233A1 (en) * 2010-04-20 2012-07-19 Rf Micro Devices, Inc. Combined rf detector and rf attenuator with concurrent outputs
CN203279020U (en) * 2013-04-28 2013-11-06 深圳市高巨电子有限公司 C-waveband high frequency head
CN104218971A (en) * 2014-09-26 2014-12-17 四川九州电子科技股份有限公司 Radio frequency circuit compatible with three transmission modes
WO2017113501A1 (en) * 2015-12-28 2017-07-06 深圳市华讯方舟卫星通信有限公司 Signal transceiver and manufacturing method therefor
CN107294609A (en) * 2017-07-19 2017-10-24 泉州泽仕通科技有限公司 Wideband digital cluster optical fiber coverage system
CN211019020U (en) * 2019-08-30 2020-07-14 珠海市普斯赛特科技有限公司 Anti-interference frequency demultiplier

Similar Documents

Publication Publication Date Title
CN108028635A (en) Changeable frequency LC wave filters, high-frequency front-end circuit
US6229408B1 (en) Zero loss bias “T”
CN211019020U (en) Anti-interference frequency demultiplier
CN110492883A (en) A kind of method and circuit of the anti-tampering type frequency reducing of C-band phaselocked loop
KR100434846B1 (en) If circuit of television tuner preventing the adjacent channel interference
CN108141238A (en) High-frequency front-end circuit, useless wave suppressing method
CN208675418U (en) A kind of KU single-cable extended pattern frequency demultiplier
CN216390937U (en) WIFI6E band-pass filter, related equipment and chip
CN213186293U (en) High-frequency full-bandwidth frequency-reducing circuit and frequency-reducing device
JP2004248121A (en) Band path filter
CN111711419A (en) C-band frequency reduction circuit and frequency reducer
GB1166986A (en) Resonant Bandpass Filter having Two Frequency Cancellation Traps
CN207543228U (en) A kind of double integrated phase locking unit extended patterns four of C-band export full range frequency demultiplier
CN216390915U (en) C-band dual-polarization single-local-oscillator single-output frequency demultiplier
CN219611852U (en) KU wave band frequency demultiplier
CN216016996U (en) Double-output frequency reduction circuit and frequency reducer
CN216390914U (en) C-band double-local-oscillator dual-polarization multi-output broadband frequency demultiplier
CN212660138U (en) C-band frequency reduction circuit and frequency reducer
CN219046492U (en) Vehicle-mounted radio and FM frequency-selecting network thereof
CN205945983U (en) Duplexing harmonious module is kept apart in integration
CN213636255U (en) Three-frequency combiner
JP2516984B2 (en) ▲ Ro ▼ wave instrument
CN219268844U (en) C wave band transmitting system
CN205945984U (en) Duplexing double tunning module is kept apart in integration
CN213186291U (en) Multi-spectrum common-path demodulation output circuit and frequency demultiplier

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination