CN110489362A - EMMC corrects import and export valid window automatic adjusting method, device, storage medium - Google Patents
EMMC corrects import and export valid window automatic adjusting method, device, storage medium Download PDFInfo
- Publication number
- CN110489362A CN110489362A CN201910778526.5A CN201910778526A CN110489362A CN 110489362 A CN110489362 A CN 110489362A CN 201910778526 A CN201910778526 A CN 201910778526A CN 110489362 A CN110489362 A CN 110489362A
- Authority
- CN
- China
- Prior art keywords
- data
- clock position
- emmc
- module
- position data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Television Signal Processing For Recording (AREA)
- Information Transfer Systems (AREA)
Abstract
The invention discloses a kind of eMMC to correct import and export valid window automatic adjusting method, device, storage medium, comprising with lower unit: clock control cell can control adjustment reference clock position；Delay cell can pass through adjustment delay cell, recalibration positive justification reference clock position；Can winding IO PAD, settable winding allows output data being capable of feedback；Feedback mode data, output data when applying for the present invention, can compare with wrap data.The present invention is that adjustment emmc device is the output valid window for correcting corresponding clock, corrects the difference of emmc device output port.
Description
Technical field
The present invention relates to storage device technical fields, in particular to eMMC import and export timing controlled, and in particular to an eMMC
Correct import and export valid window automatic adjusting method, device, storage medium.
Background technique
EMMC has different transmission rates, and each transmission rate has different conditions for import and export timing.And total linear speed
The setting of degree mode, this is a kind of timing sequence specification of host and eMMC communication.
CLK
CLK signal is used to export clock signal, the driving of the synchronization carried out data transmission and equipment running from the end Host.
Within a clock cycle, 1 bit of transmission, i.e. SDR can be supported on CMD and DAT0-7 signal
(Single Data Rate) mode.In addition, DAT0-7 signal is also supported to be configured to DDR (Double Data Rate)
Mode can transmit 2 bits within a clock cycle.
The frequency that Host can dynamically adjust clock signal in communication process (is infused, frequency range needs to meet Spec
Definition).By adjusting clock frequency, power saving may be implemented or data-flow-control (avoids Over-run or Under-
Run) function.In some scenes, the end Host can also close clock, such as when eMMC is in Busy state, or
Data are received, when into Programming State.
CMD
CMD signal be mainly used for Host to eMMC send Command and eMMC to Host send for
Response。
DAT0-7
DAT0-7 signal is mainly used for the transmission of the data between Host and eMMC.EMMC power on or warm reset after,
Only DAT0 can carry out data transmission, and after completing initialization, can configure DAT0-3 or DAT0-7 and carry out data biography
Defeated, i.e., data/address bus is configurable to 4 bits or 8 bits modes.
Data Strobe
Data Strobe clock signal is sent to Host by eMMC, and frequency is identical as CLK signal, is used for the end Host
Carry out the synchronization of data receiver.Data Strobe signal can only configure enabling under HS400 mode, can be improved after enabling
The stability of data transmission, saves bus tuning process.
In eMMC bus, can there are a Host, multiple eMMC Devices.All communications in bus all by
The end Host is initiated with a Command exploitation, and Host can only once be communicated with an eMMC Device.System is upper
After electrically activating, Host can distribute one by one address (RCA, Relative device Address) for all eMMC Device.
When Host needs and some eMMC Device is communicated, the eMMC Device first can be chosen according to RCA, only
Selected eMMC Device can just respond the Command of Host.
The bus speed mode of host and emmc device must match ability normal communication, need that host is arranged
Side and the side emmc device.The side host changes for transmission rate, available commands 21, and device sends tuning pattern count
According to block.Host can acquire data in different sampled points, find optimum sampling point.And emmc device is for different transmission rates
Adjustment import and export timing is typically based on factory initial generic setting, can not adjust one by one to single emmc device, therefore needle
It might have the difficulty and blind spot of correction to different environment or chip.
Summary of the invention
Goal of the invention: the purpose of the present invention is to solve deficiencies in the prior art, provide a kind of eMMC correction output
Enter valid window automatic adjusting method, different transmission rates adjustment import and export timing is typically based on for emmc device
Initial generic of dispatching from the factory setting, can not adjust one by one single emmc device, therefore may for different environment or chip
The difficulty and blind spot of correction are had, can automatically correct correspondence for the side host setting transmission rate variation, emmc device
Import and export valid window.
Technical solution:
A kind of eMMC correction import and export valid window automatic adjusting method, comprising the following steps:
Receive director data；
To received data processing；
Clock control, director data, control adjust reference clock position based on the received；
Carry out delay adjustment processing, the positive reference clock position data of recalibration；
Internal loopback data-interface is sent data to,；
Internal loopback handles received data, searches the right boundary of each data-interface；
Check whether the data of internal loopback are correct, if correctly, exporting the data of internal loopback, adjustment delay；
Right boundary is recorded, and sets optimum value for new speed, sequentially finds out all data-interfaces；
Close internal loopback data-interface；
Leave program state.
A further improvement of the present invention is that the specific steps that internal loopback handles received data are as follows:
Clock position data after receiving recalibration just；
To recalibration just after clock position data export；
The clock position data of clock position after receiving recalibration just；
To recalibration just after clock position clock position data carry out feedback output；
To clock position data and the recalibration of feedback output just after clock position data compare；
Judge whether the clock position data of feedback output is correct, adjusts delay if correct.
A further improvement of the present invention is that delay adjustment processing, adjusts reference clock according to clock output timing requirements
Position.
A kind of device of eMMC correction import and export valid window adjust automatically,
Include: processor, processor is for executing following procedure module stored in memory:
Receiving module, for receiving director data；
Clock control cell module, for director data based on the received, control adjustment reference clock position data；
Delay cell module, for carrying out recalibration just to reference clock position data；
Internal loopback module, for searching the right boundary of each data-interface, for whether just to check the data of internal loopback
Really, for recording right boundary.
A further improvement of the present invention is that internal loopback module, including feedback mode data module, can winding module；
Feedback mode data module, for the clock position data after receiving recalibration just, for recalibration just after clock position
Data carry out data output；
Can winding module, for receiving the clock position data of feedback mode data module output, for feedback mode data
The clock position data of module output carries out feedback output；
Feedback mode data module is also used to receive the clock position data of feedback output, meanwhile, for comparing feedback output
Clock position data and recalibration just after clock position data.
A further improvement of the present invention is that feedback mode data module is two-way IO pad, including input terminal, output
End, output enable port and winding enable port, winding enable port are connected with input port.
A kind of device of eMMC correction import and export valid window adjust automatically, including memory, processor, and storage
In memory and the computer program that can run on a processor, it when processor executes computer program, realizes as above-mentioned
EMMC corrects the step of import and export valid window automatic adjusting method.
A kind of computer readable storage medium, computer-readable recording medium storage have computer program, computer program
When being executed by processor, realize such as the step of above-mentioned eMMC correction import and export valid window automatic adjusting method.
Compared with prior art, a kind of eMMC provided by the invention corrects import and export valid window automatic adjusting method,
At least realize it is following the utility model has the advantages that
The present invention can be for the side host setting transmission rate variation, and it is effective that emmc device can automatically correct corresponding import and export
Window.
Certainly, not specific needs are implemented any of the products of the present invention while reaching all the above technical effect.
By referring to the drawings to the detailed description of exemplary embodiment of the present invention, other feature of the invention and its
Advantage will become apparent.
Detailed description of the invention
It is combined in the description and the attached drawing for constituting part of specification shows the embodiment of the present invention, and even
With its explanation together principle for explaining the present invention.
Fig. 1 is work flow diagram of the invention；
The state diagram of output port before Fig. 2 is adjustment；
Fig. 3 is the state diagram of output port after adjustment；
Fig. 4 is the collocation clock pulse control schematic diagram of output port after the adjustment；
Fig. 5 is adjustment reference clock position view；
Fig. 6 is to implement operational flowchart.
Specific embodiment
The existing various exemplary embodiments of detailed description of the present invention.It should also be noted that unless specifically stated otherwise, otherwise at this
Component described in a little embodiments and the positioned opposite of step, numerical expression and numerical value do not limit the scope of the invention.
Be to the description only actually of at least one exemplary embodiment below it is illustrative, never as to the present invention
And its application or any restrictions used.
Technology, method and apparatus known to person of ordinary skill in the relevant may be not discussed in detail, but suitable
In the case of, the technology, method and apparatus should be considered as part of specification.
It is shown here and discuss all examples in, any occurrence should be construed as merely illustratively, without
It is as limitation.Therefore, other examples of exemplary embodiment can have different values.
Embodiment 1,
As shown in Figure 1, a kind of eMMC corrects import and export valid window automatic adjusting method, comprising the following steps:
Receive director data；
To received data processing；
Clock control, director data, control adjust reference clock position based on the received；
Carry out delay adjustment processing, the positive reference clock position data of recalibration；Wherein, reference clock position view such as Fig. 5 is adjusted；
Send data to internal loopback data-interface；
Internal loopback handles received data, searches the right boundary of each data-interface；
Check whether the data of internal loopback are correct, if correctly, exporting the data of internal loopback, adjustment delay；
Right boundary is recorded, and sets optimum value for new speed, sequentially finds out all data-interfaces；
Close internal loopback data-interface；
Leave program state.
Based on the above embodiment, when the control of eMMC host sends the commands to switch speed, eMMC device receives finger
Program state (Prg state) can be entered after order.It into after program state, is set according to new speed, adjusts reference clock
Position can adjust reference clock position according to clock output timing requirements.Send data to the internal data-interface returned, data
Interface enable internal loopback, i.e., open internal loopback by data-interface, and adjust delay cell, searches each data and connects
The right boundary of mouth.One group of specific data combination can be sent out to be internal by searching data-interface right boundary method, by feedback mode
Data are sent out, check after data winding whether mistake, delay cell is adjusted if correct, until error in data occurs.
In order to which the present embodiment is explained further, it should be noted that the tool that internal loopback handles received data
Body step are as follows:
Feedback mode data module in internal loopback, the clock position data after receiving recalibration just；
Meanwhile the feedback mode data module in internal loopback, to recalibration just after clock position data export；
In internal loopback can winding module, receive recalibration just after clock position clock position data；
In internal loopback can winding module, to recalibration just after clock position clock position data carry out feedback output；
Feedback mode data module in internal loopback, to feedback output clock position data and recalibration just after clock position
Data compare；
Judge whether the clock position data of feedback output is correct, adjusts delay if correct.
In order to which the present embodiment is explained further, it should be noted that delay adjustment processing, according to clock output timing requirements
Adjust reference clock position.
Embodiment 2,
As shown in Figure 1, a kind of device of eMMC correction import and export valid window adjust automatically, comprising: processor, processor are used
In execution following procedure module stored in memory:
Receiving module, for receiving director data；
Clock control cell module, for director data based on the received, control adjustment reference clock position data；
Delay cell module, for carrying out recalibration just to reference clock position data；
Internal loopback module, for searching the right boundary of each data-interface, for whether just to check the data of internal loopback
Really, for recording right boundary.
In order to which the present embodiment is explained further, it should be noted that internal loopback module, including feedback mode data mould
Block, can winding module；
Feedback mode data module, for the clock position data after receiving recalibration just, for recalibration just after clock position
Data carry out data output；
Can winding module, for receiving the clock position data of feedback mode data module output, for feedback mode data
The clock position data of module output carries out feedback output；Even internal loopback module is opened, allow output data being capable of feedback；
Feedback mode data module is also used to receive the clock position data of feedback output, meanwhile, for comparing feedback output
Clock position data and recalibration just after clock position data, and output data.
Based on the above embodiment, the present invention can be for the side host setting transmission rate variation, and emmc device can be automatically
Correct corresponding import and export valid window.
In order to which the present embodiment is explained further, it should be noted that feedback mode data module is two-way IO pad, including
Input, output end, output enable port and winding enable port, winding enable port are connected with input port.Wherein,
Enable is enable, that is, the meaning opened, for opening IO internal loopback.Export enable port and winding
Enable port is only just opened in the state of needing and adjusting.
It is the output valid window for correcting corresponding clock that the present invention, which adjusts emmc device,.Attached drawing 2,3,4 is emmc
The difference of device output port, the before adjustment state diagram of output port such as Fig. 2, the after the adjustment state of output port
Scheme such as Fig. 3, after the adjustment output port, arrange in pairs or groups clock pulse control schematic diagram such as Fig. 4.
Embodiment 3,
A kind of device/terminal device of eMMC correction import and export valid window adjust automatically, including memory, processor, and
The computer program that can be run in memory and on a processor is stored, when processor executes computer program, is realized strictly according to the facts
Apply the step of eMMC corrects import and export valid window automatic adjusting method in example 1.
Embodiment 4,
A kind of computer readable storage medium, computer-readable recording medium storage have computer program, and computer program is located
When managing device execution, in realization such as embodiment 1 the step of eMMC correction import and export valid window automatic adjusting method.
Embodiment 5,
Such as Fig. 6, a kind of eMMC correction import and export valid window automatic adjusting method, comprising the following steps:
Start；
Judge whether that adjust automatically tunes phase；
The humorous phase of adjust automatically is needed, then internal loopback is opened by data-interface:
DATA left margin is set, checks feedback data；
DATA right margin is set, checks feedback data；
Data-interface internal loopback is closed；
Terminate.
If judgement is not necessarily to the humorous phase of adjust automatically, end is directly jumped.
Through the foregoing embodiment it is found that a kind of eMMC provided by the invention corrects import and export valid window adjust automatically side
Method, device, storage medium, at least realize it is following the utility model has the advantages that
The present invention can be for the side host setting transmission rate variation, and it is effective that emmc device can automatically correct corresponding import and export
Window.
Although some specific embodiments of the invention are described in detail by example, the skill of this field
Art personnel it should be understood that example above merely to being illustrated, the range being not intended to be limiting of the invention.The skill of this field
Art personnel are it should be understood that can without departing from the scope and spirit of the present invention modify to above embodiments.This hair
Bright range is defined by the following claims.
Claims (8)
1. a kind of eMMC corrects import and export valid window automatic adjusting method, which comprises the following steps:
Receive director data；
To the received data processing；
Clock control, according to the received director data, control adjustment reference clock position；
Carry out delay adjustment processing, the just described reference clock position data of recalibration；
Send data to internal loopback data-interface；
Internal loopback handles received data, searches the right boundary of each data-interface；
Check whether the data of the internal loopback are correct, if correctly, exporting the data of the internal loopback, adjustment delay；
Right boundary is recorded, and sets optimum value for new speed, sequentially finds out all data-interfaces；
Close the internal loopback data-interface；
Leave program state.
2. a kind of eMMC according to claim 1 corrects import and export valid window automatic adjusting method, which is characterized in that
The specific steps that the internal loopback handles received data are as follows:
Clock position data after receiving the recalibration just；
To the recalibration just after clock position data export；
The clock position data of clock position after receiving the recalibration just；
To the recalibration just after clock position clock position data carry out feedback output；
To clock position data and the recalibration of feedback output just after clock position data compare；
Judge whether the clock position data of the feedback output is correct, adjusts delay if correct.
3. a kind of eMMC according to claim 1 corrects import and export valid window automatic adjusting method, which is characterized in that
The delay adjustment processing, adjusts reference clock position according to clock output timing requirements.
4. a kind of device of eMMC correction import and export valid window adjust automatically characterized by comprising processor, the place
Reason device is for executing following procedure module stored in memory:
Receiving module, for receiving director data；
Clock control cell module, for according to the received director data, control adjustment reference clock position data；
Delay cell module, for carrying out recalibration just to the reference clock position data；
Internal loopback module, for searching the right boundary of each data-interface, for checking that the data of the internal loopback are
It is no correct, for recording right boundary.
5. a kind of device of eMMC correction import and export valid window adjust automatically according to claim 4, feature exist
In,
The internal loopback module, including feedback mode data module, can winding module；
The feedback mode data module is used for the recalibration just for the clock position data after receiving the recalibration just
Clock position data afterwards carries out data output；
It is described can winding module, for receiving the clock position data of feedback mode data module output, for described
The clock position data of feedback mode data module output carries out feedback output；
The feedback mode data module is also used to receive the clock position data of the feedback output, meanwhile, for comparing back
Clock position data after presenting the clock position data exported and the recalibration just.
6. a kind of device of eMMC correction import and export valid window adjust automatically according to claim 5, feature exist
In,
The feedback mode data module is two-way IO pad, including input, output end, output enable port and winding
Enable port, winding enable port are connected with the input port.
7. a kind of device of eMMC correction import and export valid window adjust automatically, including memory, processor, and be stored in
In the memory and the computer program that can run on the processor, which is characterized in that described in the processor executes
When computer program, the step of realizing method as claimed in claim 1 or 2.
8. a kind of computer readable storage medium, the computer-readable recording medium storage has computer program, and feature exists
In, when the computer program is executed by processor, method and step of the realization as described in right wants 1 or 2.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910778526.5A CN110489362B (en) | 2019-08-22 | 2019-08-22 | eMMC correction output/input effective window automatic adjustment method, device and storage medium |
| PCT/CN2019/112183 WO2021031325A1 (en) | 2019-08-22 | 2019-10-21 | Adjustment method and device for emmc to correct output/input valid window, and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910778526.5A CN110489362B (en) | 2019-08-22 | 2019-08-22 | eMMC correction output/input effective window automatic adjustment method, device and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110489362A true CN110489362A (en) | 2019-11-22 |
| CN110489362B CN110489362B (en) | 2022-08-23 |
Family
ID=68552851
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910778526.5A Active CN110489362B (en) | 2019-08-22 | 2019-08-22 | eMMC correction output/input effective window automatic adjustment method, device and storage medium |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN110489362B (en) |
| WO (1) | WO2021031325A1 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111722670A (en) * | 2020-06-23 | 2020-09-29 | 湖南国科微电子股份有限公司 | eMMC timing sequence adjusting method, system and eMMC main control chip |
| CN115440295A (en) * | 2022-11-09 | 2022-12-06 | 合肥康芯威存储技术有限公司 | Testing device and testing method for data loading capacity of eMMC chip |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080191757A1 (en) * | 2007-02-09 | 2008-08-14 | Hynix Semiconductor Inc. | Delay locked loop circuit with duty cycle correction and method of controlling the same |
| CN105895161A (en) * | 2015-02-17 | 2016-08-24 | 三星电子株式会社 | Storage Devices, Memory Systems And Operating Methods Thereof |
| CN105930241A (en) * | 2016-05-05 | 2016-09-07 | 福州瑞芯微电子股份有限公司 | Method and apparatus for adjusting phases of EMMC interface and NAND interface |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9772651B2 (en) * | 2012-09-14 | 2017-09-26 | Samsung Electronics Co., Ltd. | Embedded multimedia card (eMMC), host controlling eMMC, and method operating eMMC system including the use of a switch command defining an adjustment delay for a data signal |
| CN109284238B (en) * | 2018-09-04 | 2021-10-19 | 晶晨半导体(上海)股份有限公司 | Method and system for enhancing stability of eMMC interface |
| CN110109509B (en) * | 2019-03-27 | 2021-03-02 | 北京比特大陆科技有限公司 | Delay correction method, circuit, device, equipment and computer readable storage medium |
-
2019
- 2019-08-22 CN CN201910778526.5A patent/CN110489362B/en active Active
- 2019-10-21 WO PCT/CN2019/112183 patent/WO2021031325A1/en active Application Filing
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080191757A1 (en) * | 2007-02-09 | 2008-08-14 | Hynix Semiconductor Inc. | Delay locked loop circuit with duty cycle correction and method of controlling the same |
| CN105895161A (en) * | 2015-02-17 | 2016-08-24 | 三星电子株式会社 | Storage Devices, Memory Systems And Operating Methods Thereof |
| CN105930241A (en) * | 2016-05-05 | 2016-09-07 | 福州瑞芯微电子股份有限公司 | Method and apparatus for adjusting phases of EMMC interface and NAND interface |
Non-Patent Citations (1)
| Title |
|---|
| 肖琳等: "一种基于DPA的高速数据流接收的校正方法", 《电子测量技术》 * |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111722670A (en) * | 2020-06-23 | 2020-09-29 | 湖南国科微电子股份有限公司 | eMMC timing sequence adjusting method, system and eMMC main control chip |
| CN111722670B (en) * | 2020-06-23 | 2022-06-07 | 湖南国科微电子股份有限公司 | eMMC timing sequence adjustment method, system and eMMC main control chip |
| CN115440295A (en) * | 2022-11-09 | 2022-12-06 | 合肥康芯威存储技术有限公司 | Testing device and testing method for data loading capacity of eMMC chip |
| CN115440295B (en) * | 2022-11-09 | 2023-02-03 | 合肥康芯威存储技术有限公司 | Device and method for testing data loading capacity of eMMC chip |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2021031325A1 (en) | 2021-02-25 |
| CN110489362B (en) | 2022-08-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110489362A (en) | EMMC corrects import and export valid window automatic adjusting method, device, storage medium | |
| CN103454996B (en) | Master-slave system and control method thereof | |
| US8041983B2 (en) | Method and apparatus for improving data transfer | |
| US7974141B2 (en) | Setting memory device VREF in a memory controller and memory device interface in a communication bus | |
| CN102662896B (en) | Method and device for automatically adjusting preemphasis parameter and/or equalization parameter | |
| US9411520B2 (en) | Method and apparatus for embedded systems reprogramming | |
| US10129012B2 (en) | Tuning circuitry and operations for non-source-synchronous systems | |
| CN101770443B (en) | Time sequence adjusting method for internal IC (integrated circuit) bus, corresponding device and system thereof | |
| CN108899057B (en) | Read DQS signal gate gating training method and device and data transmission system | |
| US11582827B2 (en) | Accelerating control procedures over BLE connection oriented services | |
| CN105302226A (en) | APB bus-based multi-function mode timer circuit | |
| JP2008091006A (en) | Semiconductor memory device and method for operating the same | |
| US20120137031A1 (en) | Communication bus with shared pin set | |
| TWI681652B (en) | Interface circuit, signal transmission system and signal transmission method thereof | |
| CN103514127A (en) | Implementation method for achieving self-adaption of baud rate | |
| CN105677594A (en) | Resetting and reading and writing calibration method and equipment for FPGA equipment in DDR3 interface | |
| US20180083800A1 (en) | Aggregation Device, System, And Method Thereof | |
| CN104111902A (en) | Communication system and method on basis of double-speed synchronous dynamic random access memory interface | |
| US9264267B2 (en) | Technologies for configuring transmitter equalization in a communication system | |
| US20070300001A1 (en) | Circuit arrangement and method for operating a circuit arrangement | |
| CN110365710A (en) | Multi-protocols aggregation transfer device, system and method | |
| CN105469817A (en) | Data receiving chip | |
| CN215991226U (en) | Heterogeneous multiprocessor 5G gateway circuit | |
| CN104639582B (en) | Method for the gateway and the forwarding of vehicle network signal of the forwarding of vehicle network signal | |
| CN114416622A (en) | Single bus communication system and method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |