CN110349538B - Pixel driving circuit and display panel - Google Patents

Pixel driving circuit and display panel Download PDF

Info

Publication number
CN110349538B
CN110349538B CN201910534535.XA CN201910534535A CN110349538B CN 110349538 B CN110349538 B CN 110349538B CN 201910534535 A CN201910534535 A CN 201910534535A CN 110349538 B CN110349538 B CN 110349538B
Authority
CN
China
Prior art keywords
transistor
electrically connected
control signal
node
driving circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910534535.XA
Other languages
Chinese (zh)
Other versions
CN110349538A (en
Inventor
聂诚磊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to CN201910534535.XA priority Critical patent/CN110349538B/en
Priority to PCT/CN2019/102970 priority patent/WO2020252913A1/en
Publication of CN110349538A publication Critical patent/CN110349538A/en
Application granted granted Critical
Publication of CN110349538B publication Critical patent/CN110349538B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264Details of driving circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of El Displays (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

According to the pixel drive circuit and the display panel, the threshold voltage of the drive transistor in each pixel is effectively compensated by the pixel drive circuit with the 4T1C structure, the time required by compensation is short, and the compensation structure of the pixel drive circuit is simple, so that a large amount of area is not required to be occupied during design.

Description

Pixel driving circuit and display panel
Technical Field
The application relates to the technical field of display, in particular to a pixel driving circuit and a display panel.
Background
An OLED (Organic Light Emitting Diode) display panel has the advantages of high brightness, wide viewing angle, fast response speed, low power consumption, and the like, and is widely applied to the field of high-performance display. In the OLED display panel, pixels are arranged in a matrix including a plurality of rows and a plurality of columns, each pixel generally includes two transistors and a capacitor, which is commonly referred to as a 2T1C circuit, but the transistors have a problem of threshold voltage shift, and therefore, the OLED pixel driving circuit needs a corresponding compensation structure. At present, the compensation structure of the OLED pixel driving circuit is complex, occupies a large area when designing the layout, and is not favorable for the design of a high PPI (pixel Per inc); in addition, the compensation structure of the prior OLED pixel driving circuit needs longer time for compensation.
Disclosure of Invention
An object of the embodiments of the present application is to provide a pixel driving circuit and a display panel, which can solve the technical problems that the compensation structure of the existing pixel driving circuit is complex, occupies a large area when designing the layout, and the time required for compensation is long.
An embodiment of the present application provides a pixel driving circuit, including: a first transistor, a second transistor, a third transistor, a fourth transistor, a capacitor, and a light emitting device;
the grid electrode of the first transistor is electrically connected to a first node, the source electrode of the first transistor is electrically connected to a first power voltage, and the drain electrode of the first transistor is electrically connected to a second node;
a gate of the second transistor is electrically connected to a first control signal, a source of the second transistor is electrically connected to a data signal, and a drain of the second transistor is electrically connected to the first node;
a gate and a source of the third transistor are both electrically connected to the first node, and a drain of the third transistor is electrically connected to a source of the fourth transistor;
a gate of the fourth transistor is electrically connected to a second control signal, and a drain of the fourth transistor is electrically connected to the second node;
a first end of the capacitor is electrically connected to the first node, and a second end of the capacitor is electrically connected to the second node;
an anode terminal of the light emitting device is electrically connected to the second node, and a cathode terminal of the light emitting device is electrically connected to a second power voltage.
In the pixel driving circuit of the present application, the combination of the first control signal, the second control signal, and the data signal sequentially corresponds to an initial stage, a threshold voltage obtaining stage, a data voltage obtaining stage, and a light emitting stage; the data signal includes a reference potential and a display potential, the reference potential is greater than a threshold voltage of the third transistor, and the reference potential is less than the display potential.
In the pixel driving circuit of the present application, in the initial stage, the first control signal is at a high potential, the second control signal is at a high potential, and the data signal is at the reference potential.
In the pixel driving circuit of the present application, in the threshold voltage obtaining stage, the first control signal is a high potential, the second control signal is a low potential, and the data signal is the reference potential.
In the pixel driving circuit of the present application, in the data voltage obtaining stage, the first control signal is a high potential, the second control signal is a low potential, and the data signal is the display potential.
In the pixel driving circuit, in the light emitting stage, the first control signal is at a low potential, the second control signal is at a low potential, and the data signal is at a low potential.
In the pixel driving circuit of the present application, the first transistor, the second transistor, the third transistor, and the fourth transistor are all low temperature polysilicon thin film transistors, oxide semiconductor thin film transistors, or amorphous silicon thin film transistors.
In the pixel driving circuit of the present application, a threshold voltage of the third transistor is greater than or equal to a threshold voltage of the first transistor.
In the pixel driving circuit of the present application, a voltage value of the first power supply voltage is greater than a voltage value of the second power supply voltage.
An embodiment of the present application further provides a display panel, including the pixel driving circuit described above.
According to the pixel drive circuit and the display panel, the threshold voltage of the drive transistor in each pixel is effectively compensated by the pixel drive circuit with the 4T1C structure, the time required by compensation is short, and the compensation structure of the pixel drive circuit is simple, so that a large amount of area is not required to be occupied during design.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 is a schematic structural diagram of a pixel driving circuit according to an embodiment of the present disclosure;
fig. 2 is a timing diagram of a pixel driving circuit according to an embodiment of the present disclosure;
FIG. 3 is a schematic diagram of a path of a pixel driving circuit provided in an embodiment of the application in an initial stage of the driving sequence shown in FIG. 2;
fig. 4 is a schematic path diagram of a threshold voltage obtaining stage of a pixel driving circuit according to an embodiment of the present application at the driving timing shown in fig. 2;
fig. 5 is a schematic path diagram of a data voltage obtaining stage of the pixel driving circuit according to the embodiment of the present application at the driving timing shown in fig. 2; and
fig. 6 is a schematic diagram of a path of a pixel driving circuit in a light emitting stage according to the driving timing shown in fig. 2.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It is to be understood that the embodiments described are only a few embodiments of the present application and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
The transistors used in all embodiments of the present application may be thin film transistors or field effect transistors or other devices with the same characteristics, and since the source and drain of the transistors used herein are symmetrical, the source and drain may be interchanged. In the embodiment of the present application, to distinguish two poles of a transistor except for a gate, one of the two poles is referred to as a source, and the other pole is referred to as a drain. The form in the drawing provides that the middle end of the switching transistor is a grid, the signal input end is a source, and the output end is a drain. In addition, the transistors used in the embodiments of the present application may include a P-type transistor and/or an N-type transistor, where the P-type transistor is turned on when the gate is at a low level and turned off when the gate is at a high level, and the N-type transistor is turned on when the gate is at a high level and turned off when the gate is at a low level.
Referring to fig. 1, fig. 1 is a schematic structural diagram of a pixel driving circuit according to an embodiment of the present disclosure. As shown in fig. 1, a pixel driving circuit provided in an embodiment of the present application includes: a first transistor T1, a second transistor T2, a third transistor T3, a fourth transistor T4, a capacitor C, and a light emitting device OLED. The light emitting device OLED may be an organic light emitting diode. That is, the pixel driving circuit with the 4T1C structure is adopted in the embodiment of the present application to effectively compensate the threshold voltage of the driving transistor in each pixel, fewer components are used, the structure is simple and stable, and the cost is saved. The first transistor T1 in the pixel driving circuit is a driving transistor.
The gate of the first transistor T1 is electrically connected to the first node G, the source of the first transistor T1 is electrically connected to the first power voltage VDD, and the drain of the first transistor T1 is electrically connected to the second node S. The gate of the second transistor T2 is electrically connected to the first control signal WR, the source of the second transistor T2 is electrically connected to the data signal D, and the drain of the second transistor T2 is electrically connected to the first node G. The gate and the source of the third transistor T3 are electrically connected to the first node G, and the drain of the third transistor T3 is electrically connected to the source of the fourth transistor T4. The gate of the fourth transistor T4 is electrically connected to the second control signal RD, and the drain of the fourth transistor T4 is electrically connected to the second node S. The first end of the capacitor C is electrically connected to the first node G, and the second end of the capacitor C is electrically connected to the second node S. An anode terminal of the light emitting device OLED is electrically connected to the second node S, and a cathode terminal of the light emitting device OLED is electrically connected to the second power voltage Vss.
In some embodiments, the first power voltage VDD and the second power voltage Vss are both used for outputting a preset voltage value. Further, in the embodiment of the present application, the voltage value of the output of the first power supply voltage VDD is larger than the voltage value of the output of the second power supply voltage Vss.
In some embodiments, the first transistor T1, the second transistor T2, the third transistor T3, and the fourth transistor T4 are all low temperature polysilicon thin film transistors, oxide semiconductor thin film transistors, or amorphous silicon thin film transistors. The transistors in the pixel driving circuit provided by the embodiment of the application are the same type of transistors, so that the influence of difference among different types of transistors on the pixel driving circuit is avoided.
Referring to fig. 2, fig. 2 is a timing diagram of a pixel driving circuit according to an embodiment of the present disclosure. As shown in fig. 2, the combination of the first control signal WR, the second control signal RD and the data signal D sequentially corresponds to the initial period t1, the threshold voltage obtaining period t2, the data voltage obtaining period t3 and the light emitting period t 4. The data signal D comprises a reference potential VREFAnd a display potential VDATA. Understandably, the reference potential VREFIs larger than the threshold voltage of the third transistor T3, and the reference potential VREFIs less than the display potential VDATAThe potential value of (c).
In some embodimentsAt the initial stage t1, the first control signal WR is at a high level, the second control signal RD is at a high level, and the data signal D is the reference level VREF
In some embodiments, during the threshold voltage obtaining period t2, the first control signal WR is high, the second control signal RD is low, and the data signal D is the reference potential VREF
In some embodiments, during the data voltage obtaining period t3, the first control signal WR is high, the second control signal RD is low, and the data signal D is the display potential VDATA
In some embodiments, during the light emitting period t4, the first control signal WR is low, the second control signal RD is low, and the data signal D is low.
Specifically, referring to fig. 3, fig. 3 is a schematic path diagram of the pixel driving circuit provided in the embodiment of the application at an initial stage t1 under the driving timing shown in fig. 2. First, referring to fig. 2 and 3, in the initial stage T1, the first control signal WR is high, the second control signal RD is high, and both the second transistor T2 and the fourth transistor T4 are turned on. At the same time, the data signal D is the reference potential VREFReference potential V of data signal DREFIs outputted to the first node G, i.e., the reference potential V of the data signal D, through the second transistor T2REFAnd output to the first terminal of the capacitor C through the second transistor T2. In addition, since the gate and the drain of the third transistor T3 are shorted, and the reference potential V of the data signal D is setREFIs greater than the threshold voltage V of the third transistor T3th_T3So that the third transistor T3 is turned on. Reference potential V of data signal DREFIs outputted to the second node S, i.e., the reference potential V of the data signal D, through the third transistor T3 and the fourth transistor T4REFAnd is outputted to the second terminal of the capacitor C through the third transistor T3 and the fourth transistor T4. In addition, due to the threshold voltage V of the third transistor T3th_T3Is greater than or equal to the threshold voltage V of the first transistor T1th_T1At this time, the first transistor T1 is turned on.
At this initial stage t1, the potential of the first node G and that of the second node SThe potential can be set according to the following formula: vg=VREF,Vs=VREF-Vth_T3Wherein V isgIs the potential of the first node G, VsIs the potential of the second node S.
Next, referring to fig. 4, fig. 4 is a schematic path diagram of a threshold voltage obtaining stage t2 of the pixel driving circuit provided in the embodiment of the application under the driving timing shown in fig. 2. Referring to fig. 2 and 4, in the threshold power obtaining stage, the first control signal WR is at a high level, the second control signal RD is at a low level, the second transistor T2 is turned on, and the fourth transistor T4 is turned off. At the same time, the data signal D is still at the reference potential VREFReference potential V of data signal DREFIs outputted to the first node G, i.e., the reference potential V of the data signal D, through the second transistor T2REFAnd output to the first terminal of the capacitor C through the second transistor T2. At this time, the potential of the first node G remains unchanged at the initial stage t 1. In addition, since the first transistor T1 is turned on at the initial stage T1, the capacitor C is discharged through the first transistor T1 until the voltage difference between the gate and the drain of the first transistor T1 is equal to the threshold voltage of the first transistor T1, and the first transistor T1 is turned off, so that the threshold voltage of the first transistor T1 can be obtained. Note that, the threshold voltage V of the third transistor T3 is set to be lower than the threshold voltage V of the third transistor T3th_T3And the threshold voltage V of the first transistor T1th_T1Is small, the threshold voltage V of the first transistor T1 can be quickly obtainedth_T1Thereby, the time required for compensation can be shortened.
In this threshold voltage obtaining phase t2, the potential of the first node G and the potential of the second node S may be set according to the following formula: vg=VREF,Vs=VREF-Vth_T1Wherein V isgIs the potential of the first node G, VsIs the potential of the second node S.
Next, referring to fig. 5, fig. 5 is a schematic diagram of a path of the data voltage obtaining stage t3 of the pixel driving circuit according to the embodiment of the present invention at the driving timing shown in fig. 2. Referring to FIG. 2 and FIG. 5, the first control signal WR isThe second control signal RD is high, the second transistor T2 is turned on, and the fourth transistor T4 is turned off. At the same time, the data signal D is the display potential VDATADisplay potential V of data signal DDATAIs outputted to the first node G through the second transistor T2, i.e., the display potential V of the data signal DDATAAnd output to the first terminal of the capacitor C through the second transistor T2. The potential of the first node G is controlled by a reference potential VREFJump to display potential VDATADue to the capacitive C coupling effect of the capacitor C, the potential of the second node S also changes accordingly.
In this data voltage obtaining period t3, the potential of the first node G and the potential of the second node S may be set according to the following formula: vg=VDATA,Vs=VREF-Vth_T1+Coled(VDATA-VREF)/(Coled+ C), wherein, VgIs the potential of the first node G, VsIs the potential of the second node S, ColedThe capacitance C of the light emitting device OLED.
Finally, referring to fig. 6, fig. 6 is a schematic path diagram of a light emitting stage t4 of the pixel driving circuit according to the embodiment of the present invention at the driving timing shown in fig. 2. Referring to fig. 2 and 6, the first control signal WR is low, the second control signal RD is low, the second transistor T2 is turned off, and the fourth transistor T4 is turned off. Due to the storage function of the capacitor C, the potential of the first node G still maintains the potential of the first node G during the data voltage obtaining period t3, and the potential of the second node S still maintains the potential of the second node S during the data voltage obtaining period t 3.
During the lighting period t4, the pressure difference between the first node G and the second node S can be obtained according to the following formula: vgs=Vg-Vs=Vth_T1-Coled(VDATA-VREF)/(Coled+ C), wherein, VgIs the potential of the first node G, VsIs the potential of the second node S, ColedThe capacitance C of the light emitting device OLED.
Further, the formula for calculating the current flowing through the light emitting device oleoled is:
IOLED=1/2Cox(μW/L)(Vgs-Vth_T1)2in which IOLEDTo the current flowing through the light emitting device olededoled, μ is the carrier mobility of the first transistor T1, W and L are the width and length of the channel of the first transistor T1, respectively, and Vgs is the voltage difference between the first node G and the second node S. In the embodiment of the present application, a voltage difference between the gate and the drain of the first transistor T1 is equal to a voltage difference between the first node G and the second node S. The pressure difference V between the first node G and the second node Sgs=Vth_T1-Coled(VDATA-VREF)/(Coled+ C) into the above formula, i.e. there are:
IOLED=1/2Cox(μW/L)【Coled(VDATA-VREF)/(Coled+C)】2
it can be seen that the current of the light emitting device OLED is independent of the threshold voltage of the first transistor T1, the compensation function is implemented, the light emitting device OLED emits light, and the current flowing through the light emitting device OLED is independent of the threshold voltage of the first transistor T1.
An embodiment of the present application further provides a display panel, which includes the pixel driving circuit described above, and specific reference may be made to the description of the pixel driving circuit, which is not repeated herein.
According to the pixel drive circuit and the display panel, the threshold voltage of the drive transistor in each pixel is effectively compensated by the pixel drive circuit with the 4T1C structure, the time required by compensation is short, and the compensation structure of the pixel drive circuit is simple, so that a large amount of area is not required to be occupied during design.
The above description is only an embodiment of the present invention, and not intended to limit the scope of the present invention, and all modifications of equivalent structures and equivalent processes, which are made by using the contents of the present specification and the accompanying drawings, or directly or indirectly applied to other related technical fields, are included in the scope of the present invention.

Claims (9)

1. A pixel driving circuit, comprising: a first transistor, a second transistor, a third transistor, a fourth transistor, a capacitor, and a light emitting device;
the grid electrode of the first transistor is electrically connected to a first node, the source electrode of the first transistor is electrically connected to a first power voltage, and the drain electrode of the first transistor is electrically connected to a second node;
a gate of the second transistor is electrically connected to a first control signal, a source of the second transistor is electrically connected to a data signal, and a drain of the second transistor is electrically connected to the first node;
a gate and a source of the third transistor are both electrically connected to the first node, and a drain of the third transistor is electrically connected to a source of the fourth transistor;
a gate of the fourth transistor is electrically connected to a second control signal, and a drain of the fourth transistor is electrically connected to the second node;
a first end of the capacitor is electrically connected to the first node, and a second end of the capacitor is electrically connected to the second node;
the anode end of the light-emitting device is electrically connected to the second node, and the cathode end of the light-emitting device is electrically connected to a second power voltage;
the combination of the first control signal, the second control signal and the data signal successively corresponds to an initial stage, a threshold voltage acquisition stage, a data voltage acquisition stage and a light-emitting stage; the data signal includes a reference potential and a display potential, the reference potential is greater than a threshold voltage of the third transistor, and the reference potential is less than the display potential.
2. The pixel driving circuit according to claim 1, wherein in the initial stage, the first control signal is at a high level, the second control signal is at a high level, and the data signal is at the reference level.
3. The pixel driving circuit according to claim 1, wherein during the threshold voltage obtaining phase, the first control signal is at a high level, the second control signal is at a low level, and the data signal is at the reference level.
4. The pixel driving circuit according to claim 1, wherein during the data voltage obtaining phase, the first control signal is at a high level, the second control signal is at a low level, and the data signal is at the display level.
5. The pixel driving circuit according to claim 1, wherein the first control signal is at a low voltage level, the second control signal is at a low voltage level, and the data signal is at a low voltage level during the light emitting period.
6. The pixel driving circuit according to claim 1, wherein the first transistor, the second transistor, the third transistor, and the fourth transistor are each a low-temperature polysilicon thin film transistor, an oxide semiconductor thin film transistor, or an amorphous silicon thin film transistor.
7. The pixel driving circuit according to claim 1, wherein a threshold voltage of the third transistor is greater than or equal to a threshold voltage of the first transistor.
8. The pixel driving circuit according to claim 1, wherein a voltage value of the first power supply voltage is larger than a voltage value of the second power supply voltage.
9. A display panel comprising the pixel drive circuit according to any one of claims 1 to 8.
CN201910534535.XA 2019-06-20 2019-06-20 Pixel driving circuit and display panel Active CN110349538B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201910534535.XA CN110349538B (en) 2019-06-20 2019-06-20 Pixel driving circuit and display panel
PCT/CN2019/102970 WO2020252913A1 (en) 2019-06-20 2019-08-28 Pixel drive circuit and display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910534535.XA CN110349538B (en) 2019-06-20 2019-06-20 Pixel driving circuit and display panel

Publications (2)

Publication Number Publication Date
CN110349538A CN110349538A (en) 2019-10-18
CN110349538B true CN110349538B (en) 2022-04-05

Family

ID=68182503

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910534535.XA Active CN110349538B (en) 2019-06-20 2019-06-20 Pixel driving circuit and display panel

Country Status (2)

Country Link
CN (1) CN110349538B (en)
WO (1) WO2020252913A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110827754B (en) * 2019-11-04 2021-05-11 Oppo广东移动通信有限公司 Compensating circuit of OLED (organic light emitting diode) driving circuit and display
CN112331147A (en) * 2020-10-23 2021-02-05 福建华佳彩有限公司 Pixel compensation circuit for improving display effect and driving method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102290027A (en) * 2010-06-21 2011-12-21 北京大学深圳研究生院 Pixel circuit and display device
CN104637443A (en) * 2013-11-14 2015-05-20 乐金显示有限公司 Organic light-emitting display device and driving method thereof
CN104778917A (en) * 2015-01-30 2015-07-15 京东方科技集团股份有限公司 Pixel driving circuit, driving method thereof and display equipment
CN104835452A (en) * 2015-05-28 2015-08-12 京东方科技集团股份有限公司 Pixel circuit and driving method and related devices thereof
CN105185300A (en) * 2015-08-03 2015-12-23 深圳市华星光电技术有限公司 Amoled pixel driving circuit and pixel driving method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100952836B1 (en) * 2008-07-21 2010-04-15 삼성모바일디스플레이주식회사 Pixel and Organic Light Emitting Display Device Using the Same
KR101008438B1 (en) * 2008-11-26 2011-01-14 삼성모바일디스플레이주식회사 Pixel and Organic Light Emitting Display Device
CN106920518A (en) * 2015-12-25 2017-07-04 昆山工研院新型平板显示技术中心有限公司 Image element circuit and its driving method and active matrix/organic light emitting display

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102290027A (en) * 2010-06-21 2011-12-21 北京大学深圳研究生院 Pixel circuit and display device
CN104637443A (en) * 2013-11-14 2015-05-20 乐金显示有限公司 Organic light-emitting display device and driving method thereof
CN104778917A (en) * 2015-01-30 2015-07-15 京东方科技集团股份有限公司 Pixel driving circuit, driving method thereof and display equipment
CN104835452A (en) * 2015-05-28 2015-08-12 京东方科技集团股份有限公司 Pixel circuit and driving method and related devices thereof
CN105185300A (en) * 2015-08-03 2015-12-23 深圳市华星光电技术有限公司 Amoled pixel driving circuit and pixel driving method

Also Published As

Publication number Publication date
CN110349538A (en) 2019-10-18
WO2020252913A1 (en) 2020-12-24

Similar Documents

Publication Publication Date Title
CN107799062B (en) A kind of pixel circuit and its driving method, display device
WO2017008484A1 (en) Pixel drive circuit and drive method therefor, display panel and display apparatus
CN113571009B (en) Light emitting device driving circuit, backlight module and display panel
US11263973B2 (en) Shift register unit, gate drive circuit, display device and driving method
CN111312160B (en) Pixel driving circuit and display panel
CN105575327A (en) Pixel circuit and driving method thereof, and organic electroluminescent display panel
US9299290B2 (en) Display device and control method thereof
CN110060627B (en) Pixel driving circuit and display panel
CN110189697B (en) Pixel driving circuit and display panel
CN112767881A (en) Pixel driving circuit and display panel
CN112767874A (en) Pixel driving circuit, driving method thereof and display panel
CN110349538B (en) Pixel driving circuit and display panel
WO2020177258A1 (en) Pixel drive circuit and display panel
CN104680968B (en) Image element circuit and its display device and a kind of pixel circuit drive method
CN110322835B (en) Pixel driving circuit and display panel
CN113241036B (en) Pixel driving circuit, pixel driving method and display device
CN110060630B (en) Pixel driving circuit and display panel
CN109887465B (en) Pixel driving circuit and display panel
CN216623724U (en) Pixel circuit and display panel
CN109859688B (en) Pixel driving circuit and display panel
CN114299847B (en) Light emitting device driving circuit and display panel
CN110111741B (en) Pixel driving circuit and display panel
CN109979395B (en) Pixel driving circuit and display panel
CN110070830B (en) Pixel driving circuit and display panel
US11062658B1 (en) Pixel driving circuit and display panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant