CN110347595A - A kind of FPGA internal resource is screened and localization method and system - Google Patents
A kind of FPGA internal resource is screened and localization method and system Download PDFInfo
- Publication number
- CN110347595A CN110347595A CN201910588251.9A CN201910588251A CN110347595A CN 110347595 A CN110347595 A CN 110347595A CN 201910588251 A CN201910588251 A CN 201910588251A CN 110347595 A CN110347595 A CN 110347595A
- Authority
- CN
- China
- Prior art keywords
- resource
- file
- readback
- initial
- process resource
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The present invention relates to a kind of FPGA internal resources to screen and localization method and system, which is characterized in that including the following contents: 1) carrying out exploitation configuration to the resource that need to be handled and generate configuration bit stream, and configuration bit is flowed down and is downloaded in fpga chip to be measured；2) the initial readback file for needing process resource is obtained；3) the configuration bit stream and secondary readback file for needing process resource new state are generated；4) it generates and compares file；5) new resources mask file is generated；6) the readback bit stream for needing process resource is obtained；7) difference between the configuration bit stream of the new state of the readback bit stream and generation that need process resource is screened, determines the event for needing process resource；8) effective information for needing process resource is determined；9) the configuration bit stream for needing process resource is regenerated, and the burned configuration bit stream regenerated of determining effective information is timed readback, the examination and positioning of fpga chip internal resource to be measured are completed, the present invention can be widely applied in FPGA and radiation effect detection field.
Description
Technical field
The present invention relates to a kind of FPGA (field programmable gate array) internal resources to screen and localization method and system, category
In FPGA and radiation effect detection field.
Background technique
Currently, big data, cloud computing, the development of artificial intelligence and space industry are to super/imperial scale FPGA device
Integrated level and working performance etc. have larger demand.For improving performance, area is saved, the characteristic size of chip has dropped
As low as nanoscale, so that structure is complicated in itself and environmentally sensitive FPGA device is difficult in terms of the examination of soft error and positioning
Du Genggao.
Currently, the FPGA soft error test method of mainstream includes conventional hardware circuitry test, based on ATE, (automatic test is set
It is standby) test and the test that is based on BIST (Built-In Self-Test) exist clearly disadvantageous though they have the advantages that certain:
1) conventional hardware circuitry is tested, and conventional hardware circuitry test method is the soft error test electricity of the logical resource framework based on FPGA
Road, reprocessing pcb board construct entire circuit system, are most common test methods.This method is particular by HDL
(hardware description language) code completes the configuration of FPGA internal circuit and generates bit stream file, and then by EDA, (Electronic Design is automatic
Change) bit stream file is downloaded in FPGA by software, then is generated corresponding test through peripheral circuit or external signal generator and swashed
It encourages, judges whether test response is correct finally by main control MCU (micro-control unit) or FPGA etc..However, whole flow process needs
More hardware device, it is more complex, the degree of automation is low, test period is long and at high cost.2) based on the test of ATE, it is based on ATE
FPGA test method be by writing test program, by computer controlled automation complete cycle tests method.Specially
Corresponding test and excitation is generated on ATE test equipment pin to configure FPGA internal state, so according to the test program write
The test response inside FPGA is recycled by corresponding pin afterwards, and is handled and compared the correctness to judge test response.
Relative to traditional FPGA test method, this method can accelerate testing process.But due to needing using ATE test equipment,
The shortcomings that this method is at high cost there are test equipment and limited storage space, the response of the cycle tests and recycling that can store is
It is conditional, the test completeness for completing FPGA can be impacted.3) based on the test of BIST, the FPGA test based on BIST
Method is that insertion BIST circuit completes corresponding test on the basis of original FPGA tests circuit.BIST circuit includes test vector
Generator (TPG), circuit-under-test (CUT) and response analyzer (ORA).TPG is used to generate cycle tests inside FPGA, and defeated
Enter into circuit-under-test.CUT is that FPGA to be tested tests circuit, cycle tests is generated by TPG, then by ORA to test
Response is analyzed to obtain result and be exported.This method generates cycle tests inside FPGA by hardware circuit to reduce
Testing expense is saved in the use of ATE equipment.But it due to needing to be internally embedded BIST circuit in FPGA, does not only take up inside it
Resource causes to need repeatedly to test the covering that could be completed to entire internal resource, and BIST circuit needs take a significant amount of time
It is designed, versatility is not strong.
Therefore, in current method, conventional hardware circuitry tests FPGA process complexity and time-consuming, needs to design special
Test circuit；Although the test method speed based on ATE is fast but at high cost；And the test method based on BIST needs to spend greatly
Amount manpower carries out test circuit design.Above-mentioned several test methods be obviously difficult to meet today's society test with being increasingly stringenter and
The demand of assessment.So complexity, cost and test speed and practicable FPGA test method can be taken into account by inventing one kind
It is most important.
Summary of the invention
In view of the above-mentioned problems, the object of the present invention is to provide one kind can take into account complexity, cost and test speed
FPGA internal resource is screened and localization method and system.
To achieve the above object, the present invention takes following technical scheme: a kind of FPGA internal resource is screened and localization method,
It is characterised in that it includes the following contents: 1) carrying out exploitation configuration to the resource that need to be handled and generate configuration bit stream, and bit stream will be configured
It downloads in fpga chip to be measured；2) according to the configuration bit stream of generation, the initial readback file for needing process resource is obtained；3) it changes
Each state value of process resource is needed, the configuration bit stream and secondary readback file for needing process resource new state are generated；4) analysis needs
The initial readback file of process resource and the resource text of secondary readback file generate and compare file；5) according to needing process resource
Initial readback file and generation comparison file, generate new resources mask file；6) fpga chip to be measured is surveyed, is obtained
Take the readback bit stream for needing process resource；7) according to new resources mask file, screening needs the readback bit stream of process resource and generation
Difference between the configuration bit stream of new state, determines the event for needing process resource；8) according to definite event, pass through initial readback
File and new resources mask file determine the effective information for needing process resource；9) the configuration bit stream for needing process resource is regenerated,
And the burned configuration bit stream regenerated of determining effective information is timed readback, complete fpga chip internal resource to be measured
Examination and positioning.
Further, the initial readback file includes initial resource status file, initial resource mask file and initially patrols
Collect position paper；The secondary readback file is to resource status file, the resource mask text for needing process resource new state to generate
Part and logical place file.
Further, needing the state of process resource to change method in the step 3) includes: that configuration and interconnection resource pass through about
Shu Fangfa configuration status and cabling mode；Resource location is set inverse state by memory and trigger resources.
Further, the detailed process of the step 4) are as follows: 4.1) compare the initial readback file for needing process resource and generate
Secondary readback file correspondence position, count and confirm the quantity for needing process resource and the sequence location in readback file, it is raw
At comparison file；4.2) it extracts and compares differences all in file, and combine the initial resource mask file for needing process resource
With initial logic position paper, analysis needs the resource category of process resource；4.3) it according to the resource category for needing process resource, will give birth to
At comparison file write as file identical with initial readback file format.
Further, the comparison result in the step 4.1) is written according to following logics and compares in file: all corresponding digits
It is worth identical resource status position, the position for comparing file is 0；The different resource status position, that is, differences of all corresponding bit values,
The position for comparing file is 1；Alternatively, the identical resource status position of all corresponding bit values, the position for comparing file is 1；It is all
The different resource status position of corresponding bit value, the position for comparing file is 0.
Further, the detailed process of the step 5) are as follows: 5.1) according to the comparison file of generation and the money for needing process resource
Source category revises the initial resource mask file for needing process resource, i.e., according to the resource category for needing process resource, will compare
File is brought into initial resource mask file, and be all set to zero for the resource status position that file determines is compared, is revised
Resource mask file afterwards；5.2) according to the ranks format of initial resource mask file, revised resource mask file is write
At new resources mask file.
Further, to the processing logic for needing the initial resource mask file of process resource to be revised in the step 5.1)
Are as follows: one amount of setting, all resource status positions compared in file for 0, the correspondence position data of the amount are equal to initial on corresponding position
The value of resource mask file；It is 1 resource status position in all comparison files, the correspondence position of the amount is equal to 0.
Further, the effective information includes the current time for needing process resource, changed resource quantity and position,
And change type.
A kind of FPGA internal resource is screened and positioning system characterized by comprising exploitation configuration module, for needing
The resource of processing carries out exploitation configuration and generates configuration bit stream, and configuration bit is flowed down and is downloaded in fpga chip to be measured；Initial readback
File acquisition module obtains the initial readback file for needing process resource for the configuration bit stream according to generation；State value changes mould
Block generates the configuration bit stream for needing process resource new state and secondary readback text for changing each state value for needing process resource
Part；File generating module is compared, for analyzing the resource text of the initial readback file and secondary readback file that need process resource,
It generates and compares file；New resources mask file generation module, for according to the initial readback file and generation for needing process resource
File is compared, new resources mask file is generated；Readback bit stream obtains module, for surveying to fpga chip to be measured, obtains
Need the readback bit stream of process resource；Event determination module, for screening the readback for needing process resource according to new resources mask file
Difference between bit stream and the configuration bit stream of the new state of generation, determines the event for needing process resource；Effective information determining module,
For determining the effective information for needing process resource by initial readback file and new resources mask file according to definite event；
Timing readback module is regenerated for regenerating the configuration bit stream for needing process resource, and by determining effective information is burned
Configuration bit stream be timed readback, complete the examination and positioning of fpga chip internal resource to be measured.
Further, the comparison file generating module includes；File generating unit is compared, comparison needs the initial of process resource
The corresponding position of readback file and the secondary readback file of generation counts and confirms the quantity for needing process resource and in readback file
Sequence location, generate compare file；Resource category analytical unit compares differences all in file for extracting, and ties
The initial resource mask file and initial logic position paper for needing process resource are closed, analysis needs the resource category of process resource；Lattice
Formula determination unit, for according to the resource category for needing process resource, the comparison file of generation to be write as and initial readback tray
The identical file of formula.
The invention adopts the above technical scheme, which has the following advantages: 1, the present invention can determine in fpga chip
The position of specified configurable resource and configuration information, and obtain different resource storage or configuration information under selected test condition
Mistake and its state whether occurs, and it can be counted and is positioned, realizes and the abort situation in fpga chip is detected
And effective data analysis, while also reducing the research and development cost of such Complicated Testing System.2, the readback for the JTAG that the present invention uses
Not instead of probe geometries read specific signal, and JTAG is to the readback file of fpga chip, so that readback does not need specifically
Probe configuration, and what is obtained is bottom document inside FPGA, the information such as state position comprising FPGA underlying resource.3, this hair
It is bright that hardware and software platform is developed based on FPGA, the read back information of fpga chip to be measured is effectively treated, and obtain in fpga chip and respectively provide
The state in source, under the premise of omitting cumbersome special test system development process, holding system flexibility is strong, measuring accuracy is high
The characteristics of, it can be widely applied in FPGA and radiation effect detection field.
Detailed description of the invention
Fig. 1 is the flow chart of the method for the present invention.
Specific embodiment
Come to carry out detailed description to the present invention below in conjunction with attached drawing.It should be appreciated, however, that attached drawing has been provided only more
Understand the present invention well, they should not be interpreted as limitation of the present invention.
FPGA internal resource provided by the invention is screened and localization method, comprising the following steps:
1) by chip development hardware and software platform, exploitation configuration is carried out to the resource that need to be handled and generates configuration bit stream, as
Example is answered in experiment, wherein the resource that need to be handled includes configuration and wiring, trigger, memory etc., and exploitation uses hardware description
Language.
Such as RAM (random access memory), in this configuration, internal resource position is all configured to identical value such as 0,
Other types resource can not change, and particularly, for flip-flop type resource, 0 can be all set to by control terminal, and stop
Only its clock, to guarantee that the value of D class trigger is 0.
2) by JTAG (joint test working group), configuration bit is flowed down and is downloaded in fpga chip to be measured, debugs and verifies
The function of fpga chip to be measured guarantees that fpga chip function to be measured is normal, to ensure that the code in burned fpga chip to be measured accords with
It closes and requires, wherein debug and the function of verifying fpga chip to be measured can be using either following methods:
2.1) logic analyser of JTAG, the pin information inside readback fpga chip to be measured, it is determined whether normal are used.
2.2) state machine is set, determines whether the state of resource distribution is complete.
2.3) communication module such as USB, serial ports or Ethernet etc. are used, the state of resource distribution is read by host computer,
Determine whether the state of resource distribution meets the requirements.
Further, fpga chip is in addition to clock and the part JTAG, remaining resource is in static state in the present invention, i.e.,
Data transmission debugging is not done inside fpga chip.
3) initial detecting is carried out to the resource that need to be handled, to be symbol in the code logic in the burned fpga chip to be measured of determination
It closes and requires, wherein initial detecting includes assignment to RAM (random access memory) resource, DFF (D class trigger) chain
The configuration of the resources such as assignment.
4) according to user's needs, configuration bit stream is read in real time by FPGA Software Development Platform, acquisition needs process resource
Initial readback file, wherein initial readback file includes initial resource status file, initial resource mask file and initial logic
Position paper.
The internal resource (configurable resource inside fpga chip i.e. to be measured) of initial resource status file is not doing other
Constant (i.e. static state) is to maintain in the case where operation.If desired the resource configured is unsatisfactory for this condition for example in FPGA core to be measured
The resource that may be changed in piece operation, can slightly modify, such as can be with clock dynamic change to fpga chip intermediate value to be measured
Resource, be written after data to take and close the measures such as clock.Such as: D class trigger resources can be adopted in each rising edge clock
The data of sample input change internal data value, therefore the method that clock or input is set as complete zero of closing can be used, so that D
The data of class trigger do not generate dynamic change, and then can be with readback to stable initial readback file.
5) need position of the process resource in readback file to determine, change need process resource each state value (such as
Initial value is set as 1, is changed to 0), generate the configuration bit stream and secondary readback file for needing process resource new state, wherein two herein
Secondary readback file is to resource status file, resource mask file and the logical place file for needing process resource new state to generate.
Need the state of process resource to change method: configuration and interconnection resource can be by the methods of constraint configuration status and cabling modes；It deposits
The resources such as reservoir and trigger can set inverse state for resource location.
After change needs the state value of process resource, programming fpga chip to be measured simultaneously carries out secondary returning reading, reads new state value
The lower value for needing process resource in secondary readback file, since state value changes, corresponding secondary readback file and initial readback text
The value that part corresponds to position can also change, and compare secondary readback file and initial readback file, and the position to change configures
Resource location.
6) analysis needs the initial readback file of process resource and the resource text i.e. initial resource state of secondary readback file
File and secondary resource status file generate and compare file, wherein length statistical result is mainly convenient directly to resource status
File is verified, and to avoid due to generating mistake when comparing file generated caused by software or other interference, such as is avoided more
One or few one failure.Analysis method specifically:
6.1) the corresponding position for needing the initial resource status file of process resource with the secondary resource status file of generation is compared,
It counts and confirms the quantity and sequence location that need process resource, generate and compare file, wherein comparison result can be patrolled according to following
Write-in is collected to compare in file:
The identical resource status position of all corresponding bit values, the position for comparing file is 0；The different position of all corresponding bit values
That is differences, comparing the position of file (can also be on the contrary, primary identity goes out the different resource status position of corresponding bit value, i.e., for 1
Differences).
6.2) it extracts and compares all differences in file, and combine the initial resource mask file for needing process resource and just
Beginning logical place file, analysis need the resource category of process resource, wherein differences indicate for configuration and interconnection resource
Used different resource is configured twice；Differences indicate to store different numbers for memory resource and trigger resources
According to type (such as " 0 " and " 1 ").The initial resource mask file that readback obtains is the file for being configured to readback, right
The configuration resource-niche reset answered indicates that this resource-niche can be updated by readback, such as based on LUT's (logical resource component units)
Data in RAM (random access memory) and BRAM (block random access memory).Configuring resource-niche set indicates above-mentioned money
Source digit is still kept in readback.
7) MATLAB is used according to the ranks format of initial resource status file according to the resource category for needing process resource
Equal tools are write the comparison file of generation as workable file identical with initial resource status file format, such as every row
32.So far, position and quantity information of the resource that correspondence need to be handled in secondary resource status file have obtained, secondary resource
Each in status file is corresponding with initial resource status file, and the resource that need to be handled is identified, by independently marking or
The matched method of logical address file can be obtained the resource type and distributed intelligence for needing process resource.
8) according to the comparison file of generation, the initial resource mask file for needing process resource is revised, and according to first
The ranks format of beginning resource mask file is write revised resource mask file as workable new resources mask file, tool
Body are as follows:
8.1) according to the comparison file of generation and the resource category for needing process resource, initial resource mask text is revised in step-by-step
Part obtains revised resource mask file, i.e., according to the resource category for needing process resource, by the comparison file band in step 6)
Enter in initial resource mask file, and be all set to zero for the resource status position that file determines is compared, wherein processing logic are as follows:
According to 01 configuration of above-mentioned comparison file data, an amount is set, is the resource status position of " 0 " in all comparison files, the amount
Corresponding position data are equal to the value of initial resource mask file on corresponding position；It is the resource status position of " 1 " in all comparison files, it should
The correspondence position of amount is equal to " 0 ".
Revision is to write resource mask file again according to comparison file, will compare the resource status position to change in file
It is identified, allows to be identified by readback.Because when resource mask file readback, there are following logics:
Value is the money that the resource status position of " 0 " can update with readback in fpga chip read-back to be measured, and be worth for " 1 "
Source mode bit then keeps initial value constant.Some resources that need to be handled, by set, that is, are set in initial resource mask file
Be set to and be unable to readback, so need to modify, restore its can readback attribute.
8.2) according to the ranks format of initial resource mask file, revised resource mask file is write as workable
New resources mask file, according to the write operation of the certain format amount of progress of every row.So far, the resource that correspondence need to be handled is in new resources
Position and quantity information in mask file is identified, each in new resources mask file with initial resource mask file
It is corresponding.
9) fpga chip to be measured is surveyed, obtaining needs the readback bit stream of process resource, wherein readback bit stream be according to
The bit stream file that new resources mask file is handled by design software readback.The readback of actual measurement acquisition is carried out to fpga chip to be measured
Bit stream is because in the environment of particle irradiation, and 0,1 state of the resource configured inside fpga chip to be measured may change
Become.Due to step 7) position of the locating resource in readback file, examine the virtual condition of these location resources therewith
Preceding configuration compared to pair, so that it may know the case where fpga chip to be measured is influenced by irradiation.
10) according to new resources mask file, the configuration bit of the new state of the readback bit stream and generation that need process resource is screened
Difference between stream determines the event for needing process resource.Event refers to that in testing readback bit stream detects the new shape with generation
The different data bit of the configuration bit stream of state, corresponding to chip is exactly that the part resource position for needing process resource configured is hit by particle
In and the event that single-particle inversion has occurred etc. resource-niche state is changed.
The resource status position for being 0 to new resources mask file value is compared, if numerical value is different, remembers to the position
Record, and overturning statistics numbers are added 1, it is otherwise constant；The resource status position for being 1 to new resources mask file value, is not required to be compared
It is right.
11) according to definite event, by initial readback file and new resources mask file, determination needs working as process resource
The effective informations such as preceding moment, changed resource quantity and position, change type.
It is some in the identified fpga chip to be measured in some corresponding positions in initial readback file and secondary readback file
Resource, but since initial readback file is different from the resource status position of secondary readback file configuration, by comparing initial readback
File and secondary readback file can determine position of the different resource of mode bit in readback file, above-mentioned to refer to.Position
After determination, for some resources such as BRAM, the correspondence position of initial mask file is 1, illustrates to be unable to when readback, i.e. readback these
The corresponding mode bit of resource will not change.For the readback position, after initial readback file and secondary readback file configuration compare, really
Then initial resource mask file is modified in the position of these fixed resources, these positions can be carried out to readback, and then determine these
The case where resource changes with test.
12) the configuration bit stream for needing process resource is regenerated, and by the burned configuration regenerated of determining effective information
Bit stream is timed readback, completes the examination and positioning of fpga chip internal resource to be measured, wherein all kinds of in fpga chip to be measured
The data mode of resource can change due to test mode when reading, and be reflected in readback file, to realize to be measured
The real-time detection of fpga chip underlying resource, determines effective information.
Discriminate below based on a ten million Flouride-resistani acid phesphatase FPGA specific embodiment FPGA internal resource that the present invention will be described in detail
Not and localization method:
Using the method for the present invention, bit stream readback is carried out to the FPGA and soft error is tested, readback file is 23M bit stream, is had
Data line 709506 is imitated, every line width is 32.Meanwhile generating corresponding initial readback file, initial resource mask file and just
Beginning logical place file, and sorted out and counted.Partial results are as follows in the test report automatically generated:
Test result is as follows for FPGA single particle effect, by the actual measurement, can prove the available FPGA of the method for the present invention
The information of single particle effect occurs with irradiation line for internal resource, can be used in the statistical test of FPGA single particle effect:
1) BRAM module
Bit quantity: 18433
Total overturning bit quantity: 0
Single-particle inversion probability: 0.000000%
0-1 overturning generation quantity: 0
0-1 overturning probability of happening: 0.000000%
1-0 overturning generation quantity: 0
1-0 overturning probability of happening: 0.000000%
2) register module
Bit quantity: 1091
Total overturning bit quantity: 0
Single-particle inversion probability: 0.000000%
0-1 overturning generation quantity: 0
0-1 overturning probability of happening: 0.000000%
1-0 overturning generation quantity: 0
1-0 overturning probability of happening: 0.000000%
3) configuration memory module
Bit quantity: 20366670
Total overturning bit quantity: 10
Single-particle inversion probability: 0.000049%
0-1 overturning generation quantity: 10
0-1 overturning probability of happening: 100.000000%
1-0 overturning generation quantity: 0
1-0 overturning probability of happening: 0.000000%
Based on above-mentioned FPGA internal resource screen and localization method, the present invention also provides a kind of FPGA internal resource screen with
Positioning system, comprising: exploitation configuration module generates configuration bit stream for carrying out exploitation configuration to the resource that need to be handled, and will match
Set, which flows down, to be downloaded in fpga chip to be measured；Initial readback file acquisition module is needed for the configuration bit stream according to generation
The initial readback file of process resource；State value changes module, and for changing each state value for needing process resource, generation needs to locate
Manage the configuration bit stream and secondary readback file of resource new state；File generating module is compared, needs the first of process resource for analyzing
The resource text of beginning readback file and secondary readback file generates and compares file；New resources mask file generation module is used for root
According to the initial readback file of process resource and the comparison file of generation is needed, new resources mask file is generated；Readback bit stream obtains mould
Block obtains the readback bit stream for needing process resource for surveying to fpga chip to be measured；Event determination module is used for basis
New resources mask file screens the difference between the configuration bit stream of the new state of the readback bit stream and generation that need process resource, really
Surely the event of process resource is needed；Effective information determining module, for passing through initial readback file and new money according to definite event
Source mask file determines the effective information for needing process resource；Timing readback module, for regenerating the configuration for needing process resource
Bit stream, and the burned configuration bit stream regenerated of determining effective information is timed readback, it completes in fpga chip to be measured
The examination and positioning of portion's resource.
The various embodiments described above are merely to illustrate the present invention, wherein the structure of each component, connection type and manufacture craft etc. are all
It can be varied, all equivalents and improvement carried out based on the technical solution of the present invention should not exclude
Except protection scope of the present invention.
Claims (10)
1. a kind of FPGA internal resource is screened and localization method, which is characterized in that including the following contents:
1) exploitation configuration is carried out to the resource that need to be handled and generates configuration bit stream, and configuration bit is flowed down and is downloaded to fpga chip to be measured
In；
2) according to the configuration bit stream of generation, the initial readback file for needing process resource is obtained；
3) change needs each state value of process resource, generates the configuration bit stream for needing process resource new state and secondary readback text
Part；
4) analysis needs the initial readback file of process resource and the resource text of secondary readback file, generates and compares file；
5) according to the initial readback file of process resource and the comparison file of generation is needed, new resources mask file is generated；
6) fpga chip to be measured is surveyed, obtains the readback bit stream for needing process resource；
7) according to new resources mask file, examination is needed between the readback bit stream of process resource and the configuration bit stream of the new state of generation
Difference, determine the event of process resource of needing；
8) the effective letter for needing process resource is determined by initial readback file and new resources mask file according to definite event
Breath；
9) the configuration bit stream for needing process resource is regenerated, and the burned configuration bit regenerated of determining effective information is flowed into
The examination and positioning of fpga chip internal resource to be measured are completed in row timing readback.
2. a kind of FPGA internal resource as described in claim 1 is screened and localization method, which is characterized in that the initial readback
File includes initial resource status file, initial resource mask file and initial logic position paper；
The secondary readback file is to resource status file, resource mask file and the logic for needing process resource new state to generate
Position paper.
3. a kind of FPGA internal resource as described in claim 1 is screened and localization method, which is characterized in that in the step 3)
Need process resource state change method include:
Configuration and interconnection resource pass through constrained procedure configuration status and cabling mode；Memory and trigger resources are by resource location
It is set as inverse state.
4. a kind of FPGA internal resource as claimed in claim 2 is screened and localization method, which is characterized in that the step 4)
Detailed process are as follows:
4.1) comparing needs the initial readback file of process resource with the corresponding position of the secondary readback file of generation, and counting and confirming needs
The quantity of process resource and the sequence location in readback file generate and compare file；
4.2) it extracts and compares differences all in file, and combine the initial resource mask file for needing process resource and initially patrol
Position paper is collected, analysis needs the resource category of process resource；
4.3) according to the resource category for needing process resource, the comparison file of generation is write as identical with initial readback file format
File.
5. a kind of FPGA internal resource as claimed in claim 4 is screened and localization method, which is characterized in that the step 4.1)
In comparison result according to following logics be written compare file in:
The identical resource status position of all corresponding bit values, the position for comparing file is 0；The different resource shape of all corresponding bit values
State position, that is, differences, the position for comparing file is 1；
Alternatively, the identical resource status position of all corresponding bit values, the position for comparing file is 1；All corresponding bit values are different
Resource status position, the position for comparing file is 0.
6. a kind of FPGA internal resource as claimed in claim 5 is screened and localization method, which is characterized in that the step 5)
Detailed process are as follows:
5.1) according to the comparison file of generation and the resource category for needing process resource, to the initial resource mask text for needing process resource
Part is revised, i.e., according to the resource category for needing process resource, will compare file and bring into initial resource mask file, and will compare
The resource status position determined to file is all set to zero, obtains revised resource mask file；
5.2) according to the ranks format of initial resource mask file, revised resource mask file is write as new resources mask text
Part.
7. a kind of FPGA internal resource as claimed in claim 6 is screened and localization method, which is characterized in that the step 5.1)
In to the processing logic for needing the initial resource mask file of process resource to be revised are as follows:
One amount is set, and all resource status positions compared in file for 0, the correspondence position data of the amount are equal to initial on corresponding position
The value of resource mask file；
It is 1 resource status position in all comparison files, the correspondence position of the amount is equal to 0.
8. a kind of FPGA internal resource as described in any one of claim 1 to 7 is screened and localization method, which is characterized in that institute
Stating effective information includes the current time for needing process resource, changed resource quantity and position and change type.
9. a kind of FPGA internal resource is screened and positioning system characterized by comprising
Configuration module is developed, generates configuration bit stream for carrying out exploitation configuration to the resource that need to be handled, and configuration bit is flowed down into load
Into fpga chip to be measured；
Initial readback file acquisition module obtains the initial readback file for needing process resource for the configuration bit stream according to generation；
State value changes module, for changing each state value for needing process resource, generates the configuration for needing process resource new state
Bit stream and secondary readback file；
File generating module is compared, for analyzing the resource text of the initial readback file and secondary readback file that need process resource
This, generates and compares file；
New resources mask file generation module, for according to needing the initial readback file of process resource and the comparison file of generation,
Generate new resources mask file；
Readback bit stream obtains module, for surveying to fpga chip to be measured, obtains the readback bit stream for needing process resource；
Event determination module, for screening the new shape of the readback bit stream and generation that need process resource according to new resources mask file
Difference between the configuration bit stream of state, determines the event for needing process resource；
Effective information determining module, for being determined according to definite event by initial readback file and new resources mask file
Need the effective information of process resource；
Timing readback module, for regenerating the configuration bit stream for needing process resource, and determining effective information is burned again
The configuration bit stream of generation is timed readback, completes the examination and positioning of fpga chip internal resource to be measured.
10. a kind of FPGA internal resource as claimed in claim 9 is screened and positioning system, which is characterized in that the comparison text
Part generation module includes；
File generating unit is compared, comparison needs the initial readback file of process resource corresponding with the secondary readback file of generation
Position counts and confirms the quantity for needing process resource and the sequence location in readback file, generates and compares file；
Resource category analytical unit compares differences all in file for extracting, and combines the initial money for needing process resource
Source mask file and initial logic position paper, analysis need the resource category of process resource；
Format determination unit, for according to the resource category for needing process resource, the comparison file of generation to be write as and initial readback
The identical file of file format.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910588251.9A CN110347595B (en) | 2019-07-02 | 2019-07-02 | FPGA internal resource discrimination and positioning method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910588251.9A CN110347595B (en) | 2019-07-02 | 2019-07-02 | FPGA internal resource discrimination and positioning method and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110347595A true CN110347595A (en) | 2019-10-18 |
| CN110347595B CN110347595B (en) | 2020-11-17 |
Family
ID=68178061
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910588251.9A Active CN110347595B (en) | 2019-07-02 | 2019-07-02 | FPGA internal resource discrimination and positioning method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110347595B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111444662A (en) * | 2020-03-24 | 2020-07-24 | 中国科学院近代物理研究所 | High-speed DDR single event effect evaluation system and method based on FPGA |
| CN113268263A (en) * | 2021-06-10 | 2021-08-17 | 北京无线电测量研究所 | Read-back refreshing method and system for FPGA |
| CN114661531A (en) * | 2022-02-28 | 2022-06-24 | 成都市硅海武林科技有限公司 | Fine-grained self-repairing circuit and method for FPGA |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103678745A (en) * | 2012-09-18 | 2014-03-26 | 中国科学院微电子研究所 | Cross-platform multi-level integrated design system for FPGA |
| CN106291336A (en) * | 2016-07-15 | 2017-01-04 | 上海华岭集成电路技术股份有限公司 | A kind of FPGA real-time method for down loading of test configurations code stream and system |
-
2019
- 2019-07-02 CN CN201910588251.9A patent/CN110347595B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103678745A (en) * | 2012-09-18 | 2014-03-26 | 中国科学院微电子研究所 | Cross-platform multi-level integrated design system for FPGA |
| CN106291336A (en) * | 2016-07-15 | 2017-01-04 | 上海华岭集成电路技术股份有限公司 | A kind of FPGA real-time method for down loading of test configurations code stream and system |
Non-Patent Citations (1)
| Title |
|---|
| 龚健 等: "一种基于FPGA位流回读与重配置的空间硬件容错方法", 《空间控制技术与应用》 * |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111444662A (en) * | 2020-03-24 | 2020-07-24 | 中国科学院近代物理研究所 | High-speed DDR single event effect evaluation system and method based on FPGA |
| CN113268263A (en) * | 2021-06-10 | 2021-08-17 | 北京无线电测量研究所 | Read-back refreshing method and system for FPGA |
| CN113268263B (en) * | 2021-06-10 | 2024-06-07 | 北京无线电测量研究所 | Method and system for refreshing readback of FPGA |
| CN114661531A (en) * | 2022-02-28 | 2022-06-24 | 成都市硅海武林科技有限公司 | Fine-grained self-repairing circuit and method for FPGA |
| CN114661531B (en) * | 2022-02-28 | 2023-08-29 | 成都市硅海武林科技有限公司 | Fine-granularity self-repairing circuit and method for FPGA |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110347595B (en) | 2020-11-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105589993B (en) | Microprocessor function verification apparatus and microprocessor function verification method | |
| US6449755B1 (en) | Instruction signature and primary input and primary output extraction within an IEEE 1149.1 compliance checker | |
| US5862149A (en) | Method of partitioning logic designs for automatic test pattern generation based on logical registers | |
| Civera et al. | Exploiting circuit emulation for fast hardness evaluation | |
| US7404160B2 (en) | Method and system for hardware based reporting of assertion information for emulation and hardware acceleration | |
| US7870519B2 (en) | Method for determining features associated with fails of integrated circuits | |
| US6012155A (en) | Method and system for performing automatic extraction and compliance checking of an IEEE 1149.1 standard design within a netlist | |
| US20090327986A1 (en) | Generating responses to patterns stimulating an electronic circuit with timing exception paths | |
| US8732632B1 (en) | Method and apparatus for automated extraction of a design for test boundary model from embedded IP cores for hierarchical and three-dimensional interconnect test | |
| CN110347595A (en) | A kind of FPGA internal resource is screened and localization method and system | |
| Civera et al. | Exploiting FPGA-based techniques for fault injection campaigns on VLSI circuits | |
| US20220253375A1 (en) | Systems and methods for device testing to avoid resource conflicts for a large number of test scenarios | |
| US6707313B1 (en) | Systems and methods for testing integrated circuits | |
| US6970815B1 (en) | Method of discriminating between different types of scan failures, computer readable code to cause a display to graphically depict one or more simulated scan output data sets versus time and a computer implemented circuit simulation and fault detection system | |
| Wang et al. | Delay-fault diagnosis using timing information | |
| US6934656B2 (en) | Auto-linking of function logic state with testcase regression list | |
| Petersén et al. | Fault injection and fault handling: an MPSoC demonstrator using IEEE P1687 | |
| US8006149B2 (en) | System and method for device performance characterization in physical and logical domains with AC SCAN testing | |
| US20110296369A1 (en) | Operation analyzing method, operation analyzing apparatus, operation analyzing program, and operation analyzing system for semiconductor integrated circuits | |
| US9946624B1 (en) | Systems and methods to capture data signals from a dynamic circuit | |
| US6760904B1 (en) | Apparatus and methods for translating test vectors | |
| US7606692B2 (en) | Gate-level netlist reduction for simulating target modules of a design | |
| US10060976B1 (en) | Method and apparatus for automatic diagnosis of mis-compares | |
| US20240232485A1 (en) | Test point insertion in analog circuit design testing | |
| CN118536445B (en) | Method and computing device for chip simulation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |