CN110334551A - Promote the method and device of solid state hard disk main control chip safety - Google Patents
Promote the method and device of solid state hard disk main control chip safety Download PDFInfo
- Publication number
- CN110334551A CN110334551A CN201910590077.1A CN201910590077A CN110334551A CN 110334551 A CN110334551 A CN 110334551A CN 201910590077 A CN201910590077 A CN 201910590077A CN 110334551 A CN110334551 A CN 110334551A
- Authority
- CN
- China
- Prior art keywords
- hard disk
- state hard
- solid state
- debugging
- serial line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/77—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in smart cards
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/78—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
- G06F21/79—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data in semiconductor storage media, e.g. directly-addressable memories
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/81—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer by operating on the power supply, e.g. enabling or disabling power-on, sleep or resume operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/61—Installation
- G06F8/63—Image based installation; Cloning; Build to order
Abstract
The invention discloses a kind of method and device for promoting the safety of solid state hard disk main control chip, method is the following steps are included: judge whether the system firmware exploitation of solid state hard disk is completed；If exploitation is completed, timing is triggered, is written 1 in the control position of E-fuse；The functions of modules of E-fuse closing serial line interface uart and debugging interface Jtag.This programme uses the electric fuse protection circuit E-fuse inside main control chip; serial line interface uart and debugging interface Jtag is closed after solid state hard disk main control chip forms product; the programming of electric fuse protection circuit E-fuse is irreversible procedure, therefore has been obviously improved the safety of SSD main control chip.
Description
Technical field
The present invention relates to solid state hard disk field, especially relate to a kind of promote the safety of solid state hard disk main control chip
Method and device.
Background technique
Currently, all solid-state hard disk controller chips can all design uart serial line interface and Jtag debugging interface.Uart,
(Universal Asynchronous Receiver/Transmitter, serial line interface), Jtag, (Joint Test
Action Group, joint test working group) for being used when exploitation debugging or programming firmware.
SSD main control chip debug the stage, the design of above-mentioned two interface facilitate software engineer chip volume production it
The preceding exploitation and debugging for carrying out bootloader and system firmware etc. is a kind of necessity and effective mode with chip communication,
It is usually indispensable.The downloading of product firmware can be carried out by forming product and volume production stage, above-mentioned two interface in controller
And it updates.Finally, in the product stage, above-mentioned two interface loses its existing meaning, often no longer draws in product PCB,
Interface is not being drawn electrically only, but its functions of modules is still not turned off, it is hidden that this just leaves very big safety to SSD
Suffer from.
Summary of the invention
In order to solve the defect of the above-mentioned prior art, the object of the present invention is to provide a kind of promotion solid state hard disk main control chips
The method and device of safety promotes the safety of solid state hard disk main control chip.
In order to achieve the above objectives, the technical scheme is that
A method of promoting the safety of solid state hard disk main control chip, comprising the following steps:
Judge whether the system firmware exploitation of solid state hard disk is completed；
If exploitation is completed, timing is triggered, is written 1 in the control position of E-fuse；
The functions of modules of E-fuse closing serial line interface uart and debugging interface Jtag.
Further, the E-fuse is closed after the functions of modules step of serial line interface uart and debugging interface Jtag,
Including,
Judge whether to reopen the functions of modules of serial line interface uart and/or debugging interface Jtag；
If so, triggering timing, is written 1 in next control position of E-fuse；
The functions of modules of E-fuse unlatching serial line interface uart and/or debugging interface Jtag.
Further, the functions of modules for judging whether to reopen serial line interface uart and/or debugging interface Jtag
Step, including,
Obtain solid state hard disk status information；
Judge whether to reopen the mould of serial line interface uart and/or debugging interface Jtag according to solid state hard disk status information
Block function.
Further, before whether the system firmware exploitation for judging solid state hard disk completes step, including,
By serial line interface uart and debugging interface Jtag, system firmware exploitation is carried out to solid state hard disk.
Further, described that system firmware development procedure is carried out to solid state hard disk, including,
The exploitation and debugging of bootloader and system firmware are carried out to solid state hard disk.
The invention also provides a kind of devices for promoting the safety of solid state hard disk main control chip, comprising:
Judging unit is developed, whether is completed for judging that the system firmware of solid state hard disk is developed；
Data write unit when completing for developing, triggers timing, is written 1 in the control position of E-fuse；
Switch control unit, for closing the functions of modules of serial line interface uart and debugging interface Jtag by E-fuse.
Further, further include switch judging unit, reopen serial line interface uart and/or debugging for judging whether
The functions of modules of interface Jtag.
Further, the switch judging unit include state acquisition module and switch reading module,
The state acquisition module, for obtaining solid state hard disk status information；
The switch reading module reopens serial line interface uart for judging whether according to solid state hard disk status information
And/or the functions of modules of debugging interface Jtag.
It further, further include exploitation debugging unit, for passing through serial line interface uart and debugging interface Jtag, to solid-state
Hard disk carries out system firmware exploitation.
Further, the exploitation debugging unit includes exploitation debugging module, for carrying out to solid state hard disk
The exploitation and debugging of bootloader and system firmware.
The beneficial effects of the present invention are: using the electric fuse protection circuit E-fuse inside main control chip, in solid state hard disk
Main control chip closes serial line interface uart and debugging interface Jtag after forming product, the programming of electric fuse protection circuit E-fuse
For irreversible procedure, therefore the safety of SSD main control chip has been obviously improved it.
Detailed description of the invention
Fig. 1 is SSD exploitation debugging phase data interaction concept figure；
Fig. 2 is a kind of flow chart for the method for promoting the safety of solid state hard disk main control chip of the present invention；
Fig. 3 is a kind of flow chart for the method for promoting the safety of solid state hard disk main control chip of the present invention；
Fig. 4 is that the present invention judges whether to reopen the functions of modules step of serial line interface uart and/or debugging interface Jtag
Rapid step flow chart；
Fig. 5 is a kind of schematic diagram for the method for promoting the safety of solid state hard disk main control chip of the present invention；
Fig. 6 is a kind of structural principle block diagram for the device for promoting the safety of solid state hard disk main control chip of the present invention；
Fig. 7 is the structural block diagram of present invention switch judging unit；
Fig. 8 is the structural block diagram of present invention exploitation debugging unit.
Specific embodiment
To illustrate thought and purpose of the invention, the present invention is done further below in conjunction with the drawings and specific embodiments
Explanation.
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation description, it is clear that described embodiment is only a part of the embodiments of the present invention, instead of all the embodiments.Base
Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts it is all its
His embodiment, shall fall within the protection scope of the present invention.
It is to be appreciated that the directional instruction (up, down, left, right, before and after etc.) of institute is only used in the embodiment of the present invention
It explains in relative positional relationship, the motion conditions etc. under a certain particular pose (as shown in the picture) between each component, if the spy
When determining posture and changing, then directionality instruction also correspondingly changes correspondingly, and the connection, which can be, to be directly connected to, can also
To be to be indirectly connected with.
In addition, the description for being such as related to " first ", " second " in the present invention is used for description purposes only, and should not be understood as
Its relative importance of indication or suggestion or the quantity for implicitly indicating indicated technical characteristic.Define as a result, " first ",
The feature of " second " can explicitly or implicitly include at least one of the features.In addition, the technical side between each embodiment
Case can be combined with each other, but must be based on can be realized by those of ordinary skill in the art, when the combination of technical solution
Conflicting or cannot achieve when occur will be understood that the combination of this technical solution is not present, also not the present invention claims guarantor
Within the scope of shield.
Unless otherwise instructed, "/" herein represents meaning as "or".
SSD main control chip generally can all design electric smelting disconnected (E-fuse) protection circuit module, which passes through hardware and fuse
1 operation is write in realization, has the irreversible characteristic of programming, and must trigger by specific time sequence and just be able to achieve write operation, has
Very high safety.
Referring to Fig.1-5, a specific embodiment of the invention, a kind of side promoting the safety of solid state hard disk main control chip are proposed
Method, comprising the following steps:
S10, judge whether the system firmware exploitation of solid state hard disk is completed.
If S20, exploitation are completed, timing is triggered, is written 1 in the control position of E-fuse.
The functions of modules of S30, E-fuse closing serial line interface uart and debugging interface Jtag.
For step S10, as shown in Figure 1, currently, all solid-state hard disk controller chips can all design serial line interface
Uart and debugging interface Jtag, for debugging the stage in chip, software engineer needs using above-mentioned two interface in chip amount
The exploitation and debugging of bootloader and system firmware etc. are carried out before producing.Product and volume production stage are formed in main control chip, on
The downloading and update of product firmware can be carried out by stating two interfaces also；In the product stage, the two interfaces lose its existing meaning,
It often no longer draws, i.e., is not drawing interface electrically only, but its functions of modules is still not turned off in product PCB.
Whether the step S10 of this programme is completed by judging that the system firmware of solid state hard disk is developed, and then judges serial interface
Whether the functions of modules of mouth uart and debugging interface Jtag can close, if firmware development debugging has been completed, represent
The functions of modules of serial line interface uart and debugging interface Jtag should close, if the firmware development debugging of solid state hard disk is still
It does not complete, then the functions of modules of serial line interface uart and debugging interface Jtag also need to retain, until the firmware development tune of SSD
Examination is completed.
With reference to Fig. 3, in a specific embodiment of the invention, include: before step S10 S11, by serial line interface uart and
Debugging interface Jtag carries out system firmware exploitation to solid state hard disk.
Specifically, it is exactly solid to solid state hard disk progress bootloader and system for carrying out system firmware exploitation to solid state hard disk
The exploitation of part and to debug this be the process that each SSD must be undergone, SSD just can normally make after the good firmware of burning to user
With.
It is electric fuse protection circuit module for step S20 and step S30, E-fuse, is realized by hardware fusing and write 1
Operation has the irreversible characteristic of programming, and must be triggered by specific time sequence and just be able to achieve write operation, has very high safety
Property.This programme utilizes the E-fuse characteristic, uses the n bit of E-fuse as serial line interface uart's and debugging interface Jtag
Functions of modules switch.
As shown in figure 5, when E-fuse does not have any data (namely full 0), serial line interface uart and debugging interface Jtag
Two functions of modules defaults are opened, and peopleware can carry out the exploitation of bootloader and system firmware.Into the product stage, i.e.,
Firmware has succeeded after burned SSD, writes 1 string by the control position (being assumed to be bit_n) toward E-fuse, can be by line interface
The functions of modules of uart and debugging interface Jtag are closed.If SSD because there are quality problems, and has in the product stage
Positioning problems are carried out using serial line interface uart and debugging interface Jtag, only need the bit_n+1 toward E-fuse (next at this time
A control is) 1 is write, reopening for the functions of modules of serial line interface uart and debugging interface Jtag, solution can be realized
After certainly, continues to write 1 toward bit_n+2, the functions of modules of serial line interface uart and debugging interface Jtag can be again switched off.Pass through
E-fuse keeps the functions of modules of serial line interface uart and debugging interface Jtag to close, and improves SSD main control chip
Safety.
With reference to Fig. 3, in a specific embodiment of the invention, after step S30, comprising the following steps:
S40, judge whether to reopen the functions of modules of serial line interface uart and/or debugging interface Jtag.
S50, if so, triggering timing, E-fuse next control position be written 1；
The functions of modules of S60, E-fuse unlatching serial line interface uart and/or debugging interface Jtag.
For step S40-S60, further, closed in the functions of modules of serial line interface uart and debugging interface Jtag
Later, SSD state is continued to monitor, and judges whether SSD needs to reactivate serial line interface uart and debugging interface Jtag,
When needing to restart, then 1, Lai Shixian serial line interface uart and debugging are write in the position bit_n+1 of E-fuse by triggering timing
The functions of modules of interface Jtag opens or closes.
For example, if SSD in the product stage because there are quality problems, and must not without using serial line interface uart with
And debugging interface Jtag carries out positioning problems, and the bit_n+1 (next control is) toward E-fuse is only needed to write 1 at this time
It realizes reopening for the functions of modules of serial line interface uart and debugging interface Jtag, after Resolving probiems, continues toward bit_n+2
1 is write, the functions of modules of serial line interface uart and debugging interface Jtag can be again switched off.If SSD is subsequent and there is matter
Amount problem then continues through and is written 1 in the next control position E-fuse to control serial line interface uart and debugging interface
The functions of modules of Jtag opens and closes, if SSD is all gone well, keeps serial line interface uart and debugging by E-fuse
The functions of modules of interface Jtag is closed, and the safety of SSD main control chip is improved.
Specifically, the switch of the functions of modules of serial line interface uart and debugging interface Jtag once needs to expend 2bit's
The number limitation of switch is arranged in combination with practical application request and E-fuse space size for the space E-fuse.
With reference to Fig. 4, step S40 the following steps are included:
S41, solid state hard disk status information is obtained.
S42, judged whether to reopen serial line interface uart and/or debugging interface Jtag according to solid state hard disk status information
Functions of modules.
For step S41 and S42, got by obtaining the status information of solid state hard disk solid state hard disk whether appearance
Quality problems, and whether quality problems are further occurred to determine whether needing to restart serial line interface according to solid state hard disk
The functions of modules of uart and debugging interface Jtag.
This programme is using the electric fuse protection circuit E-fuse inside SSD main control chip, in solid state hard disk main control chip shape
Serial line interface uart and debugging interface Jtag is closed at after product, the programming of electric fuse protection circuit E-fuse is irreversible mistake
Journey, therefore it has been obviously improved the safety of SSD main control chip.
With reference to Fig. 6-8, the invention also provides a kind of devices for promoting the safety of solid state hard disk main control chip, comprising:
Debugging unit 10 is developed, for carrying out system to solid state hard disk by serial line interface uart and debugging interface Jtag
Firmware development.
Judging unit 20 is developed, whether is completed for judging that the system firmware of solid state hard disk is developed.
Data write unit 30 when completing for developing, triggers timing, is written 1 in the control position of E-fuse.
Switch control unit 40, for closing the module function of serial line interface uart and debugging interface Jtag by E-fuse
Energy.
Judging unit 50 is switched, for judging whether to reopen the mould of serial line interface uart and/or debugging interface Jtag
Block function.
For developing debugging unit 10, carrying out system firmware exploitation to solid state hard disk is exactly to carry out to solid state hard disk
The exploitation of bootloader and system firmware and to debug this be the process that each SSD must be undergone, SSD is after the good firmware of burning
User's normal use can just be given.
With reference to Fig. 8, developing debugging unit 10 includes exploitation debugging module 11, for carrying out bootloader to solid state hard disk
With the exploitation and debugging of system firmware.
As shown in Figure 1, currently, all solid-state hard disk controller chips can all design serial line interface uart and debugging interface
Jtag, for debugging the stage in chip, software engineer needs to carry out before chip volume production using above-mentioned two interface
The exploitation and debugging of bootloader and system firmware etc..Product and volume production stage, above-mentioned two interface are formed in main control chip
The downloading and update of product firmware can also be carried out；In the product stage, the two interfaces lose its existing meaning, often in product
It no longer draws, i.e., is not drawing interface electrically only, but its functions of modules is still not turned off in PCB.
For developing judging unit 20, whether completed by judging that the system firmware of solid state hard disk is developed, and then judge string
Whether the functions of modules of line interface uart and debugging interface Jtag can close, if firmware development debugging has been completed,
The functions of modules for representing serial line interface uart and debugging interface Jtag should close, if the firmware development tune of solid state hard disk
Examination is not yet completed, then the functions of modules of serial line interface uart and debugging interface Jtag also need to retain, until the firmware of SSD is opened
Hair debugging is completed.
For data write unit 30 and switch control unit 40, E-fuse is electric fuse protection circuit module, by hard
1 operation is write in part fusing realization, has the irreversible characteristic of programming, and must trigger just be able to achieve by specific time sequence and write behaviour
Make, there is very high safety.This programme utilizes the E-fuse characteristic, uses the n bit of E-fuse as serial line interface uart
And the functions of modules switch of debugging interface Jtag.
As shown in figure 5, when E-fuse does not have any data (namely full 0), serial line interface uart and debugging interface Jtag
Two functions of modules defaults are opened, and peopleware can carry out the exploitation of bootloader and system firmware.Into the product stage, i.e.,
Firmware has succeeded after burned SSD, writes 1 string by the control position (being assumed to be bit_n) toward E-fuse, can be by line interface
The functions of modules of uart and debugging interface Jtag are closed.If SSD because there are quality problems, and has in the product stage
Positioning problems are carried out using serial line interface uart and debugging interface Jtag, only need the bit_n+1 toward E-fuse (next at this time
A control is) 1 is write, reopening for the functions of modules of serial line interface uart and debugging interface Jtag, solution can be realized
After certainly, continues to write 1 toward bit_n+2, the functions of modules of serial line interface uart and debugging interface Jtag can be again switched off.Pass through
E-fuse keeps the functions of modules of serial line interface uart and debugging interface Jtag to close, and improves SSD main control chip
Safety.
For switching judging unit 50, further, in the functions of modules of serial line interface uart and debugging interface Jtag
After closing, SSD state is continued to monitor, and judges whether SSD needs to reactivate serial line interface uart and debugging interface
Jtag, when needing to restart, then by triggering timing the position bit_n+1 of E-fuse write 1, Lai Shixian serial line interface uart with
And the functions of modules of debugging interface Jtag opens or closes.
For example, if SSD in the product stage because there are quality problems, and must not without using serial line interface uart with
And debugging interface Jtag carries out positioning problems, and the bit_n+1 (next control is) toward E-fuse is only needed to write 1 at this time
It realizes reopening for the functions of modules of serial line interface uart and debugging interface Jtag, after Resolving probiems, continues toward bit_n+2
1 is write, the functions of modules of serial line interface uart and debugging interface Jtag can be again switched off.If SSD is subsequent and there is matter
Amount problem then continues through and is written 1 in the next control position E-fuse to control serial line interface uart and debugging interface
The functions of modules of Jtag opens and closes, if SSD is all gone well, keeps serial line interface uart and debugging by E-fuse
The functions of modules of interface Jtag is closed, and the safety of SSD main control chip is improved.
Specifically, the switch of the functions of modules of serial line interface uart and debugging interface Jtag once needs to expend 2bit's
The number limitation of switch is arranged in combination with practical application request and E-fuse space size for the space E-fuse.
With reference to Fig. 7, switching judging unit 50 includes state acquisition module 51 and switch reading module 52.
State acquisition module 51, for obtaining solid state hard disk status information；
Reading module 52 is switched, reopens serial line interface uart for judging whether according to solid state hard disk status information
And/or the functions of modules of debugging interface Jtag.
For state acquisition module 51 and switch reading module 52, got by obtaining the status information of solid state hard disk
Whether solid state hard disk there are quality problems, and further whether quality problems occurs to determine whether needs according to solid state hard disk
Restart the functions of modules of serial line interface uart and debugging interface Jtag.
This programme is using the electric fuse protection circuit E-fuse inside SSD main control chip, in solid state hard disk main control chip shape
Serial line interface uart and debugging interface Jtag is closed at after product, the programming of electric fuse protection circuit E-fuse is irreversible mistake
Journey, therefore it has been obviously improved the safety of SSD main control chip.
The above description is only a preferred embodiment of the present invention, is not intended to limit the scope of the invention, all utilizations
Equivalent structure or equivalent flow shift made by description of the invention and accompanying drawing content is applied directly or indirectly in other correlations
Technical field, be included within the scope of the present invention.
Claims (10)
1. a kind of method for promoting the safety of solid state hard disk main control chip, which comprises the following steps:
Judge whether the system firmware exploitation of solid state hard disk is completed；
If exploitation is completed, timing is triggered, is written 1 in the control position of E-fuse；
The functions of modules of E-fuse closing serial line interface uart and debugging interface Jtag.
2. promoting the method for solid state hard disk main control chip safety as described in claim 1, which is characterized in that the E-fuse
It closes after the functions of modules step of serial line interface uart and debugging interface Jtag, including,
Judge whether to reopen the functions of modules of serial line interface uart and/or debugging interface Jtag；
If so, triggering timing, is written 1 in next control position of E-fuse；
The functions of modules of E-fuse unlatching serial line interface uart and/or debugging interface Jtag.
3. promoting the method for solid state hard disk main control chip safety as claimed in claim 2, which is characterized in that the judgement is
The no functions of modules step for reopening serial line interface uart and/or debugging interface Jtag, including,
Obtain solid state hard disk status information；
Judge whether to reopen the module function of serial line interface uart and/or debugging interface Jtag according to solid state hard disk status information
Energy.
4. promoting the method for solid state hard disk main control chip safety as described in claim 1, which is characterized in that the judgement is solid
Before whether the system firmware exploitation of state hard disk completes step, including,
By serial line interface uart and debugging interface Jtag, system firmware exploitation is carried out to solid state hard disk.
5. promoting the method for solid state hard disk main control chip safety as claimed in claim 4, which is characterized in that described to solid-state
Hard disk carries out system firmware development procedure, including,
The exploitation and debugging of bootloader and system firmware are carried out to solid state hard disk.
6. a kind of device for promoting the safety of solid state hard disk main control chip characterized by comprising
Judging unit is developed, whether is completed for judging that the system firmware of solid state hard disk is developed；
Data write unit when completing for developing, triggers timing, is written 1 in the control position of E-fuse；
Switch control unit, for closing the functions of modules of serial line interface uart and debugging interface Jtag by E-fuse.
7. promoting the device of solid state hard disk main control chip safety as claimed in claim 6, which is characterized in that further include switch
Judging unit, for judging whether to reopen the functions of modules of serial line interface uart and/or debugging interface Jtag.
8. promoting the device of solid state hard disk main control chip safety as claimed in claim 7, which is characterized in that the switch is sentenced
Disconnected unit include state acquisition module and switch reading module,
The state acquisition module, for obtaining solid state hard disk status information；
The switch reading module, for according to solid state hard disk status information judge whether to reopen serial line interface uart and/
Or the functions of modules of debugging interface Jtag.
9. promoting the device of solid state hard disk main control chip safety as claimed in claim 6, which is characterized in that further include exploitation
Debugging unit, for carrying out system firmware exploitation to solid state hard disk by serial line interface uart and debugging interface Jtag.
10. promoting the device of solid state hard disk main control chip safety as claimed in claim 9, which is characterized in that the exploitation
Debugging unit includes exploitation debugging module, for carrying out the exploitation and debugging of bootloader and system firmware to solid state hard disk.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910590077.1A CN110334551A (en) | 2019-06-28 | 2019-06-28 | Promote the method and device of solid state hard disk main control chip safety |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910590077.1A CN110334551A (en) | 2019-06-28 | 2019-06-28 | Promote the method and device of solid state hard disk main control chip safety |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110334551A true CN110334551A (en) | 2019-10-15 |
Family
ID=68144093
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910590077.1A Pending CN110334551A (en) | 2019-06-28 | 2019-06-28 | Promote the method and device of solid state hard disk main control chip safety |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110334551A (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1820453A (en) * | 2003-08-11 | 2006-08-16 | 飞思卡尔半导体公司 | Method and apparatus for providing security for debug circuitry |
| CN103593626A (en) * | 2013-11-11 | 2014-02-19 | 杭州晟元芯片技术有限公司 | Method for protecting chip test mode and debugging mode |
| CN203535643U (en) * | 2013-10-25 | 2014-04-09 | 上海宇芯科技有限公司 | Control device with system use function |
| CN104777761A (en) * | 2014-01-15 | 2015-07-15 | 上海华虹集成电路有限责任公司 | Method and circuit for realizing safety of MCU (micro controller unit) |
-
2019
- 2019-06-28 CN CN201910590077.1A patent/CN110334551A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1820453A (en) * | 2003-08-11 | 2006-08-16 | 飞思卡尔半导体公司 | Method and apparatus for providing security for debug circuitry |
| CN203535643U (en) * | 2013-10-25 | 2014-04-09 | 上海宇芯科技有限公司 | Control device with system use function |
| CN103593626A (en) * | 2013-11-11 | 2014-02-19 | 杭州晟元芯片技术有限公司 | Method for protecting chip test mode and debugging mode |
| CN104777761A (en) * | 2014-01-15 | 2015-07-15 | 上海华虹集成电路有限责任公司 | Method and circuit for realizing safety of MCU (micro controller unit) |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106569118B (en) | A kind of chip short-circuit failure detection system and method | |
| CN107704346B (en) | SOC chip debugging method and system | |
| CN108388516B (en) | Special verification test system capable of reconstructing FPGA software | |
| US9846625B2 (en) | Method and device for debugging a MIPS-structure CPU with southbridge and northbridge chipsets | |
| CN104881312B (en) | The method and circuit of a kind of FPGA logical code iteration upgrading | |
| JPS61501055A (en) | Programmable digital signal test system | |
| CN109782153A (en) | A kind of method, apparatus of chip testing, chip and computer storage medium | |
| CN109189434A (en) | A kind of online upgrading method of electric energy meter | |
| CN111045930A (en) | Method and system for downloading and debugging optical module code | |
| CN107229579A (en) | The USB mode of USB interface and the compatibility method and device of MHL patterns | |
| CN101102566A (en) | A design method and debugging method for mobile phone JTAG debugging interface signals | |
| CN107301042A (en) | A kind of SoC application program bootstrap techniques with self-checking function | |
| CN114327516A (en) | Circuit and method for modifying chip system memory to burn | |
| CN113077834A (en) | Storage device testing method and device, television and storage medium | |
| CN101493770A (en) | Method for remote downloading erasable programming logic device EPLD | |
| CN104881301A (en) | Burning method and device for DSP (digital signal processing) chip program upgrading | |
| CN110334551A (en) | Promote the method and device of solid state hard disk main control chip safety | |
| CN100545826C (en) | A kind of microcontroller | |
| Bogdanov | A Wi-Fi to UART bridge for firmware updates of microcontrollers | |
| CN106802645B (en) | A kind of FPGA single particle overturning fault simulation system and method | |
| JP2878503B2 (en) | Integrated circuit including standard cells, application cells, and test cells | |
| CN101930392B (en) | Device for testing mobile hard disk | |
| CN100403275C (en) | Micro processor and method using in firmware program debug | |
| CN110532164A (en) | Semiconductor equipment and adjustment method | |
| CN114115957A (en) | FPGA (field programmable Gate array) online updating method with backup and system thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20191015 |