CN110299070B - Display panel and display device - Google Patents

Display panel and display device Download PDF

Info

Publication number
CN110299070B
CN110299070B CN201910550143.2A CN201910550143A CN110299070B CN 110299070 B CN110299070 B CN 110299070B CN 201910550143 A CN201910550143 A CN 201910550143A CN 110299070 B CN110299070 B CN 110299070B
Authority
CN
China
Prior art keywords
signal line
display panel
constant voltage
display
electrostatic discharge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910550143.2A
Other languages
Chinese (zh)
Other versions
CN110299070A (en
Inventor
曹英
孙光远
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kunshan Govisionox Optoelectronics Co Ltd
Original Assignee
Kunshan Govisionox Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kunshan Govisionox Optoelectronics Co Ltd filed Critical Kunshan Govisionox Optoelectronics Co Ltd
Priority to CN201910550143.2A priority Critical patent/CN110299070B/en
Publication of CN110299070A publication Critical patent/CN110299070A/en
Application granted granted Critical
Publication of CN110299070B publication Critical patent/CN110299070B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09FDISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2202/00Materials and properties
    • G02F2202/22Antistatic materials or arrangements

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention discloses a display panel and a display device, the display panel includes: the display panel also comprises at least one grid driving circuit positioned in the non-display area, and the grid driving circuit is electrically connected with a plurality of first signal wires which are positioned in the non-display area and used for transmitting variable voltage signals; the display panel further comprises at least one first electrostatic discharge structure, the at least one first signal line is electrically connected with the first constant voltage signal line through the first electrostatic discharge structure, and the first electrostatic discharge structure comprises a first capacitor structure. According to the technical scheme, the influence of static electricity on the variable voltage signal transmitted on the first signal wire electrically connected with the grid driving circuit is effectively reduced, and the influence of the static electricity on the display effect of the display panel is reduced.

Description

Display panel and display device
Technical Field
The present invention relates to display technologies, and in particular, to a display panel and a display device.
Background
With the development of display technologies, users have higher and higher requirements on the frame width of display panels, narrow-frame display panels have become main display products in the display field, and narrow frames also become a main development trend in the display field.
A Gate In Panel (GIP) circuit is disposed in a frame region of the display Panel, and for the display Panel, especially for the display Panel with a narrow frame, the frame region provided with the GIP circuit has a high risk of electrostatic discharge (ESD), which affects the display effect of the display Panel.
Disclosure of Invention
The invention provides a display panel and a display device, which effectively reduce the influence of static electricity on a variable voltage signal transmitted on a first signal wire electrically connected with a grid driving circuit and reduce the influence of the static electricity on the display effect of the display panel.
In a first aspect, an embodiment of the present invention provides a display panel, including:
the display panel also comprises at least one grid driving circuit positioned in the non-display area, and the grid driving circuit is electrically connected with a plurality of first signal wires which are positioned in the non-display area and used for transmitting variable voltage signals;
the display panel further comprises at least one first electrostatic discharge structure, at least one first signal line is electrically connected with the first constant voltage signal line through the first electrostatic discharge structure, and the first electrostatic discharge structure comprises a first capacitor structure.
Further, the gate driving circuit is electrically connected with a first power signal line, a second power signal line, a primary trigger signal line and a plurality of clock signal lines, wherein the first power signal line and the second power signal line are used for respectively providing power signals with different levels to the gate driving circuit;
the first constant voltage signal line includes the first power supply signal line or the second power supply signal line, and the first signal line includes the primary trigger signal line and at least one of the plurality of clock signal lines.
Furthermore, the display panel further includes at least one second signal line, the extending directions of the first constant voltage signal line and the first signal line are both perpendicular to the setting direction of the non-display area relative to the display area, the first constant voltage signal line is located in the non-display area where the gate driving circuit is located, and the extending direction of the second signal line is perpendicular to the extending direction of the first constant voltage signal line;
one signal line of the first signal line and the first constant voltage signal line, which is arranged corresponding to the first electrostatic discharge structure, is electrically connected with the second signal line, and the other signal line of the first signal line and the first constant voltage signal line, which is arranged corresponding to the first electrostatic discharge structure, is positioned on a different layer from the second signal line and forms the first capacitor structure at an overlapped position along a direction perpendicular to the display panel.
Further, the gate driving circuit includes a plurality of thin film transistors, and the second signal line is formed in the same layer as the gate or the active layer of the thin film transistor.
Furthermore, the display panel comprises two gate driving circuits, and the two gate driving circuits are respectively positioned in the non-display area at two sides of the display area;
each grid driving circuit comprises a plurality of cascaded shift registers, two shift registers positioned in the non-display area at different sides are electrically connected through a grid driving line, and the shift registers electrically connected with the same grid driving line synchronously output grid driving signals to the grid driving line.
Furthermore, the display panel further comprises a bending area positioned in the display area, and the display panel further comprises at least one second electrostatic discharge structure;
and at least one data signal line arranged corresponding to the bending area is electrically connected with the second constant voltage signal line through the second electrostatic discharge structure, and the second electrostatic discharge structure comprises a second capacitor structure.
Furthermore, the display panel further includes at least one third signal line, the extending direction of the second constant voltage signal line is parallel to the extending direction of the data signal line and the second constant voltage signal line is located in the bending area, and the extending direction of the third signal line is perpendicular to the extending direction of the second constant voltage signal line;
one signal line of the data signal line and the second constant voltage signal line, which is arranged corresponding to the second electrostatic discharge structure, is electrically connected with the third signal line, and the other signal line of the data signal line and the second constant voltage signal line, which is arranged corresponding to the second electrostatic discharge structure, is positioned at a different layer from the third signal line along a direction perpendicular to the display panel and forms the second capacitor structure at an overlapped position.
Further, the gate driving circuit includes a plurality of thin film transistors, and the third signal line is formed in the same layer as the gate or the active layer of the thin film transistor.
Furthermore, the second constant voltage signal line is led to the bending area from an idle pin of the driving chip.
In a second aspect, an embodiment of the present invention further provides a display device, including the display panel according to the first aspect.
The display panel comprises a display area and non-display areas which are oppositely arranged and are positioned at two sides of the display area, and the display panel also comprises at least one grid driving circuit positioned in the non-display areas, wherein the grid driving circuit is electrically connected with a plurality of first signal wires which are positioned in the non-display areas and used for transmitting variable voltage signals; the display panel further comprises at least one first static electricity releasing structure, the at least one first signal line is electrically connected with the first constant voltage signal line through the first static electricity releasing structure, the first static electricity releasing structure comprises a first capacitor structure, the influence of static electricity on variable voltage signals transmitted on the first signal line electrically connected with the grid driving circuit is effectively reduced, and the influence of the static electricity on the display effect of the display panel is reduced.
Drawings
Fig. 1 is a schematic top view of a display panel according to an embodiment of the present invention;
fig. 2 is a schematic top view of another display panel according to an embodiment of the present invention;
fig. 3 is a schematic circuit diagram of a shift register according to an embodiment of the present invention;
fig. 4 is a schematic top view of another display panel according to an embodiment of the present invention;
fig. 5 is a schematic cross-sectional view illustrating a display panel according to an embodiment of the invention;
fig. 6 is a schematic top view of another display panel according to an embodiment of the present invention;
fig. 7 is a schematic top view of another display panel according to an embodiment of the present invention;
fig. 8 is a schematic top view of another display panel according to an embodiment of the present invention;
fig. 9 is a schematic structural diagram of a display device according to an embodiment of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention. It should be further noted that, for the convenience of description, only some of the structures related to the present invention are shown in the drawings, not all of the structures. Throughout this specification, the same or similar reference numbers refer to the same or similar structures, elements, or processes. It should be noted that the embodiments and features of the embodiments in the present application may be combined with each other without conflict.
The embodiment of the invention provides a display panel, which comprises a display area, non-display areas and at least one grid driving circuit, wherein the non-display areas are positioned on two sides of the display area and are oppositely arranged, the grid driving circuit is positioned in the non-display areas, and the grid driving circuit is electrically connected with a plurality of first signal wires which are positioned in the non-display areas and used for transmitting variable voltage signals. The display panel further comprises at least one first electrostatic discharge structure, the at least one first signal line is electrically connected with the first constant voltage signal line through the first electrostatic discharge structure, and the first electrostatic discharge structure comprises a first capacitor structure.
A Gate In Panel (GIP) circuit is disposed in a frame region of the display Panel, and the GIP circuit is configured to provide a Gate driving signal to a pixel in the display Panel, for the display Panel, especially for the display Panel with a narrow frame, in addition to Static charges accumulated during a manufacturing process of the display Panel, the frame region where the GIP circuit is located is inevitably rubbed and touched by a user for multiple times during an actual use of the display device, so that a risk of ESD (Electro-Static discharge) in the frame region where the GIP circuit is disposed in the display Panel is high, and a display effect of the display Panel is affected.
According to the embodiment of the invention, the first static electricity discharge structure formed by the first capacitor structure effectively reduces the influence of static electricity on the variable voltage signal transmitted on the first signal wire electrically connected with the gate driving circuit, improves the stability of the variable voltage signal transmitted on the first signal wire, further improves the stability of the gate driving signal output by the gate driving circuit, and reduces the influence of static electricity on the display effect of the display panel.
The above is the core idea of the present invention, and the technical solution in the embodiment of the present invention will be clearly and completely described below with reference to the drawings in the embodiment of the present invention. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments of the present invention without any creative work belong to the protection scope of the present invention.
Fig. 1 is a schematic top view of a display panel according to an embodiment of the present invention. As shown in fig. 1, the display panel includes a display region 101 and non-display regions 102 disposed at two sides of the display region 101, and the display panel further includes at least one gate driving circuit (not shown in fig. 1) disposed in the non-display regions 102, the gate driving circuit is configured to send gate driving signals, i.e., row scanning signals, to the pixel units disposed in the display region 101 of the display panel, and the gate driving circuit is electrically connected to a plurality of first signal lines 103 disposed in the non-display regions 102 and used for transmitting variable voltage signals.
The display panel further includes at least one first electrostatic discharge structure 1, the at least one first signal line 103 is electrically connected to the first constant voltage signal line 104 through the first electrostatic discharge structure 1, and the first electrostatic discharge structure 1 includes a first capacitor structure C1. Fig. 1 exemplarily sets up that the display panel includes only one gate driving circuit (not shown in fig. 1) located in the left non-display region 102, and exemplarily shows that the gate driving circuit is electrically connected to three first signal lines 103, and the three first signal lines 103 are each electrically connected to the first constant voltage signal line 104 through the corresponding first electrostatic discharge structure 1, i.e., the first capacitance structure C1.
Specifically, the signal transmitted on the first signal line 103 is a variable voltage signal, and when the non-display region 102 provided with the gate driving circuit is affected by static electricity, the static electricity signal exists on the first signal line 103 electrically connected to the gate driving circuit, and the variable voltage signal transmitted on the first signal line 103 is greatly affected, so that the gate driving signal output by the gate driving circuit is affected, and the display effect of the display panel is further affected. In the embodiment of the present invention, the first signal line 103 is connected to the first constant voltage signal line 104 through the first electrostatic discharge structure 1, when an electrostatic signal exists on the first signal line 103 electrically connected to the gate driving circuit, the charge amount of the first capacitor structure C1 changes, the voltage variation value of the capacitor is equal to the quotient of the variation value of the charge amount and the capacitance value, the larger the capacitance value of the capacitor is, the smaller the voltage variation value corresponding to the capacitor is, that is, the influence of the electrostatic on the variable voltage signal transmitted on the first signal line 103 is greatly reduced through the flat-alternating current effect of the first capacitor structure C1, the stability of the variable voltage signal transmitted on the first signal line 103 is improved, and further, the stability of the gate driving signal output by the gate driving circuit is improved, and the influence of the electrostatic on the display effect of the display panel is reduced.
The capacitance of the first capacitor structure C1 can be determined by simulation analysis, for example, a spike signal simulating static electricity is input from the first signal line 103 electrically connected to the gate driving circuit, and the anti-static effect of the first capacitor structure C1 is determined according to the amplitude of the spike signal passing through the first static electricity discharge structure 1, so as to select the proper first capacitor structure C1. Meanwhile, the layout and wiring space of the non-display area 102 in the display panel can be taken into consideration, so that the proper first capacitor structure C1 can be selected.
Fig. 2 is a schematic diagram of a top view structure of another display panel according to an embodiment of the present invention, and fig. 3 is a schematic diagram of a circuit structure of a shift register according to an embodiment of the present invention. Referring to fig. 1 to 3, the gate driving circuit IN the non-display area 102 on one side includes a cascade of shift registers, and the internal circuit structure of each shift register may be, for example, as shown IN fig. 3, the gate driving circuit is electrically connected to the first power signal line VGH, the second power signal line VGL, the one-stage trigger signal line IN, and a plurality of clock signal lines, which may include, for example, a first clock signal line CK and a second clock signal line XCK, the first power signal line VGH and the second power signal line VGL are used to provide power signals with different levels to the gate driving circuit, respectively, for example, the first power signal line VGH may be set to provide a high-level power signal to the gate driving circuit, the second power signal line VGL may be set to provide a low-level power signal to the gate driving circuit, the first constant voltage signal line 104 may be set to include the first power signal line VGH or the second power signal line VGL, the first signal line 103 includes a one-stage trigger signal line IN and at least one of a plurality of clock signal lines.
Specifically, referring to fig. 1 to 3, a first stage trigger signal line IN is used for providing a trigger signal to a first stage shift register, the shift register is used for providing a gate driving signal to the display region 101 through an output terminal OUT under the driving of clock signals CK and XCK, and the specific working principle of the shift register is well known to those skilled IN the art and is not described herein again. It should be noted that, in the embodiment of the present invention, a specific circuit structure of the shift register in the gate driving circuit is not limited, and it is only required to ensure that the gate driving circuit is formed by using multiple stages of shift registers to output the gate driving signal shifted step by step.
For example, referring to fig. 1 to 3, the first clock signal line CK, the second clock signal line XCK and the trigger signal line IN electrically connected to the gate driving circuit are electrically connected to the first constant voltage signal line 104 through the corresponding first static discharge structure 1, that is, the first capacitor structure C1, when there is a static signal on the first signal line 103 electrically connected to the gate driving circuit, the influence of the static on the variable voltage signal transmitted on the first signal line 103 can be greatly reduced by using the ac/dc action of the first capacitor structure C1, so as to improve the stability of the variable voltage signal transmitted on the first signal line 103, further improve the stability of the gate driving signal output by the gate driving circuit, and reduce the influence of the static on the display effect of the display panel.
In addition, the first power signal line VGH or the second power signal line VGL is used as the first constant voltage signal line 104, since the first power signal line VGH provides a constant high level signal for the shift register, the second power signal line VGL provides a constant low level signal for the shift register, and the first power signal line VGH and the second power signal line VGL are connected with a large number of capacitors in the gate driver circuit, the voltage fluctuation of signals on the first power signal line VGH and the second power signal line VGL is small, the stability is high, the stability of signals on the first signal line 103 is further promoted, and the influence of static electricity on the signals on the first signal line 103 is improved. Meanwhile, power signals on the first power signal line VGH and the second power signal line VGL are provided by the driving chip, an ESD protection unit is arranged inside the driving chip, and the ESD protection unit enables the power signals on the first power signal line VGH and the second power signal line VGL to be more stable, so that the voltage stabilization effect of the capacitor can be further improved, and the display effect of the display panel can be improved.
In addition, since the first electrostatic discharge structure 1 only adopts the capacitor structure without adopting the thin film transistor, while the electrostatic protection effect is realized, the phenomenon of electrical abnormality (such as Vth shift) caused by the abnormality of the thin film transistor in the electrostatic discharge structure formed by adopting the thin film transistor is avoided, and the first electrostatic discharge structure 1 formed by the first capacitor structure C1 has a stable electrostatic protection effect. The first power signal line VGH or the second power signal line VGL is used as the first constant voltage signal line 104 for realizing voltage stabilization, and an additional signal line is not required to be manufactured in the non-display area 102 of the display panel to realize the voltage stabilization function, which is beneficial to realizing the narrow frame of the display panel.
It should be noted that fig. 1 only illustrates that three first signal lines 103 electrically connected to the gate driver are correspondingly provided with an electrostatic discharge structure, and the embodiment of the present invention does not limit the specific circuit structure of the shift register in the gate driver circuit, and therefore, the number of the first signal lines 103 electrically connected to the gate driver circuit and the type of the signal transmitted on the first signal lines 103 are not limited.
Fig. 4 is a schematic top view structure diagram of another display panel according to an embodiment of the present invention, fig. 5 is a schematic cross-sectional structure diagram of a display panel according to an embodiment of the present invention, fig. 5 is a schematic cross-sectional structure diagram along a transverse direction in fig. 4, and with reference to fig. 1 to 5, the display panel further includes at least one second signal line 201, both extension directions (first direction X) of the first constant voltage signal line 104 and the first signal line 103 are perpendicular to a setting direction (second direction Y) of the non-display region 102 with respect to the display region 101, the first constant voltage signal line 104 is located in the non-display region 102 where the gate driving circuit is disposed, and the extension direction (second direction Y) of the second signal line 201 is perpendicular to the extension direction (first direction X) of the first constant voltage signal line 104. One of the first signal line 103 and the first constant voltage signal line 104 disposed corresponding to the first electrostatic discharge structure 1 is electrically connected to the second signal line 201, and the other of the first signal line 103 and the first constant voltage signal line 104 disposed corresponding to the first electrostatic discharge structure 1 is located at a different layer from the second signal line 201 in a direction perpendicular to the display panel and forms a first capacitance structure C1 at an overlapping portion.
Fig. 4 and 5 exemplarily set the first constant voltage signal line 104 and the second signal line 201 disposed corresponding to the first electrostatic discharge structure 1 to be electrically connected, and the first signal line 103 and the second signal line 201 are located at different layers and form a first capacitance structure C1 at an overlapping place in a direction perpendicular to the display panel. It is also possible to provide that the first constant voltage signal line 104 overlaps the second signal line 201, and the first signal line 103 is electrically connected to the second signal line 104.
Specifically, the first constant voltage signal line 104 and the second signal line 201 are in different layers and are electrically connected, for example, the first constant voltage signal line and the second constant voltage signal line can be electrically connected through a via 2011, the first electrostatic discharge structure 1, i.e., the first capacitor structure C1, is formed at the overlapping position by the first signal line 103 and the second signal line 201 in different layers and overlapping, and the first signal line 103 and the second signal line 201 at the overlapping position can be respectively used as two plates of the first capacitor structure C1. One of the first signal line 103 and the first constant voltage signal line 104, which is arranged corresponding to the first electrostatic discharge structure 1, is electrically connected with the second signal line 201, and along the direction perpendicular to the display panel, the other one of the first signal line 103 and the first constant voltage signal line 104, which is arranged corresponding to the first electrostatic discharge structure 1, is located at a different layer from the second signal line 201, and the other one of the first signal line 103 and the second constant voltage signal line 104 is overlapped with the second signal line 201 to form a first capacitor structure C1.
It should be noted that the extending direction in the embodiment is not limited to a straight line, for example, the first signal line 103 may also extend along the first direction X in a serpentine trace manner, and the embodiment of the present invention does not specifically limit the trace manner. The film layer relationship among the first signal line 103, the first constant voltage line 104, and the second signal line 201 is not limited to that shown in fig. 5, and the first capacitance structure C1 may be formed between the first constant voltage line 104 and the first signal line 103 by securing the film layers of the first signal line 103, the first constant voltage line 104, and the second signal line 201.
Alternatively, with reference to fig. 1, the gate driving circuit may include a plurality of thin film transistors, for example, the plurality of thin film transistors shown in fig. 3, and the second signal line 201 may be disposed to be fabricated in the same layer as the gate or the active layer of the thin film transistor. Specifically, the second signal line 201 may utilize a film layer where a gate of the thin film transistor is located or a film layer where an active layer is located to route wires, and since the film layer where the gate is located and the film layer where the active layer is located are convenient for performing transverse routing, the second signal line 201 is convenient to set, and in addition, the second signal line 201 and the gate or the active layer of the thin film transistor are arranged in the same layer, which is beneficial to simplifying the manufacturing process of the display panel.
Fig. 6 is a schematic top view of another display panel according to an embodiment of the present invention, and is different from the display panel with the structure shown in fig. 1 in that the display panel with the structure shown in fig. 6 includes two gate driving circuits (not shown in fig. 6), and the two gate driving circuits are respectively located in the non-display region 102 on two sides of the display region 101. Each gate driving circuit includes a plurality of cascaded shift registers, two shift registers located in different side non-display regions 102 are electrically connected by a gate driving line, and the shift registers electrically connected with the same gate driving line synchronously output gate driving signals to the gate driving line.
Specifically, the same shift registers in the non-display areas 102 on two sides of the display area 101 synchronously provide the gate driving signals to the pixel units in the same row of the display area 101, so that the problem of poor display uniformity of the display panel caused by signal delay on the gate driving line due to the fact that the shift registers on one side provide the gate driving signals to the pixel units can be avoided, and the display uniformity of the display panel can be improved. Meanwhile, as shown in fig. 6, the display panel includes two gate driving circuits, the two gate driving circuits are respectively located in the non-display regions 102 on both sides of the display region 101, and then the two gate driving circuits can be disposed in the non-display regions 102 on both sides of the display region 101, the first signal lines 103 electrically connected to the gate driving circuits are connected to the first constant voltage signal lines 104 through the corresponding first static electricity discharge structures 1, that is, the first capacitor structures C1, so as to reduce the influence of static electricity in the non-display regions 103 on the variable voltage signals transmitted on the first signal lines 103, improve the stability of the variable voltage signals transmitted on the first signal lines 103, further improve the stability of the gate driving signals output by the gate driving circuits, and reduce the influence of static electricity on the display effect of the display panel.
Fig. 7 is a schematic top view structure diagram of another display panel according to an embodiment of the present invention, and with reference to fig. 1 to 7, based on the above embodiment, the display panel further includes a bending region 1011 located in the display region 101, the display panel further includes at least one second electrostatic discharge structure 2, at least one data signal line 501 corresponding to the bending region 1011 is electrically connected to the second constant voltage signal line 502 through the second electrostatic discharge structure 2, and the second electrostatic discharge structure 2 includes a second capacitor structure C2.
Specifically, for the display panel with the bending function, the bending region 1011 is also susceptible to static electricity, and when there is a static electricity phenomenon in the bending region 1011, since the data signal transmitted on the data signal line 501 is a variable signal, the data signal is affected by the static electricity to generate non-directional change, the signal stability is poor, and the display effect of the display panel is affected. At least one data signal line 501 arranged corresponding to the bending region 1011 is electrically connected with the second constant voltage signal line 502 through the second electrostatic discharge structure 2, the second electrostatic discharge structure 2 comprises a second capacitor structure C2, when an electrostatic signal exists on the data signal line 501, the charge amount of the second capacitor structure C2 changes, the voltage change value of the capacitor is equal to the quotient of the change value of the charge amount and the capacitance value, the larger the capacitance value of the capacitor is, the smaller the voltage change value corresponding to the capacitor is, namely, the influence of the electrostatic on the variable voltage signal transmitted on the data signal line 501 is greatly reduced through the flat alternating current effect of the second capacitor structure C2, the stability of the variable voltage signal transmitted on the data signal line 501 is improved, and the influence of the electrostatic on the display effect of the display panel is reduced.
The capacitance of the second capacitor structure C2 can be determined by simulation analysis, for example, a spike signal simulating static electricity is input from the data line 501, and the anti-static effect of the second capacitor structure C2 is determined according to the amplitude of the spike signal passing through the second static electricity discharge structure 2, so as to select the appropriate second capacitor structure C2. Meanwhile, the layout and wiring space of the bending region 1011 in the display panel can be considered, so that a proper second capacitor structure C2 can be selected.
It should be noted that fig. 7 only exemplarily shows the position of the bending region in the display panel, and the specific position of the bending region in the display panel is not limited in the embodiment of the present invention. In addition, fig. 7 exemplarily shows only two data signal lines 501, and the number of the data signal lines 501 connected to the second electrostatic discharge structure 2 is not particularly limited in the embodiment of the present invention.
Fig. 8 is a schematic top view of another display panel according to an embodiment of the present invention, and with reference to fig. 7 and 8, the display panel further includes at least one third signal line 504, the extending direction (the first direction X) of the second constant voltage signal line 502 is parallel to the extending direction (the first direction X) of the data signal line 501, the second constant voltage signal line 502 is located in the bending region 1011, and the extending direction (the second direction Y) of the third signal line 504 is perpendicular to the extending direction (the first direction X) of the second constant voltage signal line 502. One of the data signal line 501 and the second constant voltage signal line 502 disposed corresponding to the second electrostatic discharge structure 2 is electrically connected to the third signal line 504, and the other of the data signal line 501 and the second constant voltage signal line 502 disposed corresponding to the second electrostatic discharge structure 2 is located at a different layer from the third signal line 504 and forms a second capacitance structure C2 at an overlap in a direction perpendicular to the display panel.
Fig. 8 exemplarily sets the data signal line 501 disposed corresponding to the second electrostatic discharge structure 2 to be electrically connected to the third signal line 504, and the second constant voltage signal line 502 and the third signal line 504 disposed corresponding to the second electrostatic discharge structure 2 are located at different layers and form a second capacitance structure C2 at an overlapping place in a direction perpendicular to the display panel. One of the second constant voltage signal lines 502 corresponding to the second electrostatic discharge structure 2 may be disposed to be electrically connected to the third signal line 504, and the data signal line 501 and the third signal line 504 corresponding to the second electrostatic discharge structure 2 are disposed at different layers in a direction perpendicular to the display panel and form a second capacitor structure C2 at an overlapping portion.
Specifically, as shown in fig. 8, in analogy to the film layer structure shown in fig. 5, the data signal line 501 and the third signal line 504 are located on different layers and are electrically connected, for example, the electrical connection between the two lines can be realized through a via hole, the second constant voltage signal line 502 and the third signal line 504 are located on different layers and form a second capacitor structure C2 at an overlapping position, the second constant voltage signal line 502 and the third signal line 504 at the overlapping position can be used as two plates of the second capacitor structure C2, respectively, a capacitor structure does not need to be additionally arranged, that is, corresponding capacitor plates are arranged to form the second capacitor structure, the area of the display panel bending region occupied by the additional capacitor structure is avoided, and the aperture ratio of the display region of the display panel is improved.
Alternatively, the gate driving circuit includes a plurality of thin film transistors, and the third signal line 504 is formed in the same layer as the gate or active layer of the thin film transistor. Specifically, the third signal line 504 may be routed by using a gate of the thin film transistor or a film layer where the active layer is located, and since the film layer where the gate is located and the film layer where the active layer is located facilitate horizontal routing, the third signal line 504 may be conveniently disposed.
Alternatively, in conjunction with fig. 7 and 8, a second constant voltage signal line 502 may be provided to be led from the vacant pin a of the driving chip 506 to the bending region 1011. Specifically, the driving chip 506 includes a plurality of idle pins besides the pins for providing the display signal to the display panel, the second constant voltage signal line 502 can be led out by using the idle pins of the driving chip 506, and the driving chip 506 provides the constant voltage signal to the second constant voltage signal line 502, so that the electrostatic protection effect is achieved, and the pin utilization rate of the driving chip 506 is improved.
Fig. 9 is a schematic structural diagram of a display device according to an embodiment of the present invention, and referring to fig. 9, a display device 20 includes the display panel 19 according to the embodiment, so that the display device 20 according to the embodiment of the present invention also has the beneficial effects described in the embodiment, and details are not repeated herein. The display device 20 may be an electronic display device such as a mobile phone, a computer, or a television.
It is to be noted that the foregoing is only illustrative of the preferred embodiments of the present invention and the technical principles employed. It will be understood by those skilled in the art that the present invention is not limited to the particular embodiments described herein, but is capable of various obvious changes, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail by the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the spirit of the present invention, and the scope of the present invention is determined by the scope of the appended claims.

Claims (9)

1. A display panel, comprising:
the display panel also comprises at least one grid driving circuit positioned in the non-display area, and the grid driving circuit is electrically connected with a plurality of first signal wires which are positioned in the non-display area and used for transmitting variable voltage signals;
the display panel further comprises at least one first electrostatic discharge structure, at least one first signal line is electrically connected with a first constant voltage signal line through the first electrostatic discharge structure, and the first electrostatic discharge structure comprises a first capacitor structure;
the gate driving circuit is electrically connected with a first power signal line, a second power signal line, a primary trigger signal line and a plurality of clock signal lines, wherein the first power signal line and the second power signal line are used for respectively providing power signals with different levels to the gate driving circuit;
the first constant voltage signal line includes the first power supply signal line or the second power supply signal line, and the first signal line includes the primary trigger signal line and at least one of the plurality of clock signal lines.
2. The display panel according to claim 1, wherein the display panel further comprises at least one second signal line, wherein the first constant voltage signal line and the first signal line each extend in a direction perpendicular to a direction in which the non-display region is disposed with respect to the display region and the first constant voltage signal line is located in the non-display region in which the gate driver circuit is disposed, and wherein the second signal line extends in a direction perpendicular to the direction in which the first constant voltage signal line extends;
one signal line of the first signal line and the first constant voltage signal line, which is arranged corresponding to the first electrostatic discharge structure, is electrically connected with the second signal line, and the other signal line of the first signal line and the first constant voltage signal line, which is arranged corresponding to the first electrostatic discharge structure, is positioned on a different layer from the second signal line and forms the first capacitor structure at an overlapped position along a direction perpendicular to the display panel.
3. The display panel according to claim 2, wherein the gate driving circuit comprises a plurality of thin film transistors, and the second signal line is formed in the same layer as a gate or an active layer of the thin film transistor.
4. The display panel according to claim 1, wherein the display panel comprises two gate driving circuits, and the two gate driving circuits are respectively located in the non-display regions on two sides of the display region;
each grid driving circuit comprises a plurality of cascaded shift registers, two shift registers positioned in the non-display area at different sides are electrically connected through a grid driving line, and the shift registers electrically connected with the same grid driving line synchronously output grid driving signals to the grid driving line.
5. The display panel according to claim 1, wherein the display panel further comprises a bending region located in the display region, and the display panel further comprises at least one second electrostatic discharge structure;
and at least one data signal line arranged corresponding to the bending area is electrically connected with the second constant voltage signal line through the second electrostatic discharge structure, and the second electrostatic discharge structure comprises a second capacitor structure.
6. The display panel according to claim 5, wherein the display panel further comprises at least one third signal line, the second constant voltage signal line extends in a direction parallel to the data signal line and is located at the bend region, and the third signal line extends in a direction perpendicular to the second constant voltage signal line;
one signal line of the data signal line and the second constant voltage signal line, which is arranged corresponding to the second electrostatic discharge structure, is electrically connected with the third signal line, and the other signal line of the data signal line and the second constant voltage signal line, which is arranged corresponding to the second electrostatic discharge structure, is positioned at a different layer from the third signal line along a direction perpendicular to the display panel and forms the second capacitor structure at an overlapped position.
7. The display panel according to claim 6, wherein the gate driving circuit comprises a plurality of thin film transistors, and the third signal line is formed in the same layer as a gate or an active layer of the thin film transistor.
8. The display panel of claim 5, wherein the second constant voltage signal line is led from a vacant pin of a driving chip to the bending region.
9. A display device characterized by comprising the display panel according to any one of claims 1 to 8.
CN201910550143.2A 2019-06-24 2019-06-24 Display panel and display device Active CN110299070B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910550143.2A CN110299070B (en) 2019-06-24 2019-06-24 Display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910550143.2A CN110299070B (en) 2019-06-24 2019-06-24 Display panel and display device

Publications (2)

Publication Number Publication Date
CN110299070A CN110299070A (en) 2019-10-01
CN110299070B true CN110299070B (en) 2021-12-14

Family

ID=68028646

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910550143.2A Active CN110299070B (en) 2019-06-24 2019-06-24 Display panel and display device

Country Status (1)

Country Link
CN (1) CN110299070B (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111243429B (en) * 2020-02-13 2021-11-09 京东方科技集团股份有限公司 Display panel and display device
CN111403424B (en) * 2020-03-30 2023-03-21 厦门天马微电子有限公司 Array substrate, display panel and display device
CN112992999B (en) * 2021-02-10 2024-04-16 京东方科技集团股份有限公司 Display mother board and display panel
CN112967649B (en) * 2021-02-26 2022-09-23 昆山国显光电有限公司 Display panel and electronic device
CN113052095B (en) * 2021-03-30 2022-11-15 厦门天马微电子有限公司 Display panel and display device
CN113406830B (en) * 2021-06-29 2023-04-21 上海天马微电子有限公司 Array substrate, liquid crystal display panel and display device
CN113571566B (en) * 2021-07-23 2024-05-28 京东方科技集团股份有限公司 Display panel, manufacturing method thereof and display device
CN114677982A (en) * 2022-03-29 2022-06-28 京东方科技集团股份有限公司 Grid drive circuit, array substrate, display panel and display device

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102655145A (en) * 2012-01-12 2012-09-05 京东方科技集团股份有限公司 Static releasing protection circuit and working method thereof
CN104835443A (en) * 2015-06-03 2015-08-12 京东方科技集团股份有限公司 Shift register unit, gate drive circuit and display device
CN206163101U (en) * 2016-11-07 2017-05-10 上海天马微电子有限公司 Electrostatic discharge circuit, display panel and display device
CN107219660A (en) * 2017-07-12 2017-09-29 厦门天马微电子有限公司 A kind of array base palte, display panel and display device
CN107315504A (en) * 2017-06-30 2017-11-03 上海天马微电子有限公司 Array substrate, display panel and display device
CN107452312A (en) * 2016-05-30 2017-12-08 乐金显示有限公司 Display device and gate driver circuit
CN109754753A (en) * 2019-01-25 2019-05-14 上海天马有机发光显示技术有限公司 A kind of display panel and display device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7785938B2 (en) * 2006-04-28 2010-08-31 Semiconductor Energy Laboratory Co., Ltd Semiconductor integrated circuit, manufacturing method thereof, and semiconductor device using semiconductor integrated circuit
TWI350130B (en) * 2007-03-14 2011-10-01 Prime View Int Co Ltd Active matrix device or flat panel display with electrostatic protection
KR102473224B1 (en) * 2015-12-31 2022-12-01 엘지디스플레이 주식회사 Display device
CN108470522A (en) * 2018-05-14 2018-08-31 昆山国显光电有限公司 Display panel and its display device

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102655145A (en) * 2012-01-12 2012-09-05 京东方科技集团股份有限公司 Static releasing protection circuit and working method thereof
CN104835443A (en) * 2015-06-03 2015-08-12 京东方科技集团股份有限公司 Shift register unit, gate drive circuit and display device
CN107452312A (en) * 2016-05-30 2017-12-08 乐金显示有限公司 Display device and gate driver circuit
CN206163101U (en) * 2016-11-07 2017-05-10 上海天马微电子有限公司 Electrostatic discharge circuit, display panel and display device
CN107315504A (en) * 2017-06-30 2017-11-03 上海天马微电子有限公司 Array substrate, display panel and display device
CN107219660A (en) * 2017-07-12 2017-09-29 厦门天马微电子有限公司 A kind of array base palte, display panel and display device
CN109754753A (en) * 2019-01-25 2019-05-14 上海天马有机发光显示技术有限公司 A kind of display panel and display device

Also Published As

Publication number Publication date
CN110299070A (en) 2019-10-01

Similar Documents

Publication Publication Date Title
CN110299070B (en) Display panel and display device
CN108766249B (en) Foldable display panel and foldable display device
CN107561799B (en) Array substrate, display panel and display device
CN107633812B (en) Display panel and display device
US11580895B1 (en) Display panel and display device
CN107992229B (en) Touch display panel and touch display device
CN113963622A (en) Display panel and display device
CN107479283A (en) A kind of array base palte, display panel and display device
CN217521701U (en) Display substrate and display device
US10854128B2 (en) Display panel having virtual driving units and display device
CN108873521B (en) Array substrate, display panel and display device
CN110782843A (en) Display device
US8947416B2 (en) Display device
CN108962117B (en) Foldable display panel and foldable display device
CN107037650B (en) Array substrate, display panel and display device
CN112835217B (en) Display device and driving method thereof
CN111948859A (en) Display substrate and display device
CN105607362B (en) A kind of shift register cell, gate driving circuit and display base plate
WO2023097737A1 (en) Touch-control display panel and display apparatus
US20120134460A1 (en) Layout structure of shift register circuit
CN115917414A (en) Display module and display device
CN115938227B (en) Display panel and display device
CN115831033A (en) Display panel and display device
CN114628475A (en) Display panel and display device
CN116190388A (en) Display panel and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant