CN110290446A - A kind of high-speed switch machine prevents the mute circuit of sonic boom - Google Patents
A kind of high-speed switch machine prevents the mute circuit of sonic boom Download PDFInfo
- Publication number
- CN110290446A CN110290446A CN201910502509.9A CN201910502509A CN110290446A CN 110290446 A CN110290446 A CN 110290446A CN 201910502509 A CN201910502509 A CN 201910502509A CN 110290446 A CN110290446 A CN 110290446A
- Authority
- CN
- China
- Prior art keywords
- mute
- circuit
- triode
- voltage
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R3/00—Circuits for transducers, loudspeakers or microphones
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R2410/00—Microphones
- H04R2410/05—Noise reduction with a separate noise microphone
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Acoustics & Sound (AREA)
- Signal Processing (AREA)
- Amplifiers (AREA)
Abstract
The present invention provides the mute circuit that a kind of high-speed switch machine prevents sonic boom, wherein mute circuit includes: input terminal, for providing booting or shutdown voltage；Main control chip is provided with input and output pin, input and output pin output mute signal；Reduction voltage circuit is connect with input terminal, for reducing booting or shutdown voltage, to obtain the step-down voltage lower than conducting voltage；Low electricity mute circuit, connect with main control chip and reduction voltage circuit respectively, for exporting low mute effect of electricity to power amplifier chips according to mute signal according to step-down voltage；Discharge circuit is connect with low electric mute circuit, power amplifier chips and input terminal respectively, the additional electricity generated for discharging low electric mute circuit.The beneficial effects of the present invention are: low mute effect of electricity quickly can be exported to realize mute function according to step-down voltage, and additional electricity is discharged by discharge circuit, to prevent the sonic boom problem occurred in switching on and shutting down and fast implement switching on and shutting down mute operation.
Description
Technical field
The present invention relates to the mute circuits that technical field of circuit design more particularly to a kind of high-speed switch machine prevent sonic boom.
Background technique
Lead to produce in the switching on and shutting down of electronic product and is related to mute design, however in the mute design of current switching on and shutting down usually
There are problems that sonic boom.
The sonic boom in switching on and shutting down is usually solved the problems, such as by following two methods in the prior art；
Method one, as shown in Figure 1, by the input and output pin GPIO of main control chip 1 and the power discharging IC of power amplifier chips 2
It switchs and is provided with pull down resistor Rx between enabled pin PDN, above-mentioned pull down resistor Rx ground connection；However the input in the above method one
Output pin GPIO, which can be exported, is provided with level during powering on power down, can not quickly put so as to cause pull down resistor Rx
Electricity, therefore the above method one can not avoid the appearance of sonic boom problem in high-speed switch machine；
Method two, by one triode of setting and capacitor, so that making triode by capacitor charging in power down process
Conducting, to realize mute function；However in power up, capacitor can not quick charge make triode ON, therefore on
Stating method two cannot achieve the mute function in power up, i.e. method two can only avoid the sonic boom problem in shutdown, can not
Avoid the sonic boom problem in booting.
Summary of the invention
For the above-mentioned problems in the prior art, a kind of sonic boom problem for being intended to prevent from occurring in switching on and shutting down is now provided
The mute circuit of sonic boom is prevented with the high-speed switch machine for fast implementing switching on and shutting down mute operation.
Specific technical solution is as follows:
A kind of high-speed switch machine prevents the mute circuit of sonic boom, wherein mute circuit includes:
Input terminal, for providing a booting or shutdown voltage；
Main control chip, is provided with an input and output pin, and input and output pin exports a mute signal；
Reduction voltage circuit is connect with input terminal, for reducing booting or shutdown voltage, to obtain the drop lower than a conducting voltage
Piezoelectricity pressure；
Low electricity mute circuit, connect with main control chip and reduction voltage circuit respectively, is used for according to step-down voltage according to mute letter
Number output one low mute effect of electricity a to power amplifier chips；
Discharge circuit is connect with low electric mute circuit, power amplifier chips and input terminal respectively, for discharging low electric mute circuit
The additional electricity generated.
Preferably, mute circuit, wherein reduction voltage circuit includes:
First resistor is connected between input terminal and ground terminal；
First triode is arranged between first resistor and ground terminal, and the base stage of the first triode connects a bleeder circuit
Divider node, the emitter of the first triode connects ground terminal, and the collector of the first triode connects first resistor.
Preferably, mute circuit, wherein bleeder circuit is arranged between input terminal and ground terminal, including what is be sequentially connected in series
Second resistance and 3rd resistor, are provided with divider node between second resistance and 3rd resistor.
Preferably, mute circuit, wherein it is low electricity mute circuit include:
4th resistance is arranged between a power end and ground terminal；
Second triode is arranged between the 4th resistance and ground terminal, and the base stage of the second triode connects the first triode
Collector, the emitter of the second triode connects ground terminal, and the collector of the second triode connects the 4th resistance.
Preferably, mute circuit, wherein power amplifier chips include:
Power discharging IC switchs enabled pin, the low mute node of electricity is connected, for receiving low mute effect of electricity；
Power discharging IC power supply power supply pin connects discharge circuit.
Preferably, mute circuit, wherein low electricity mute circuit further include:
5th resistance is connected between the collector and ground terminal of the second triode；
First capacitor, with the 5th resistor coupled in parallel.
Preferably, mute circuit, wherein discharge circuit includes:
6th resistance is connected between the collector and ground terminal of the first triode；
Metal-oxide-semiconductor is connected between the 6th resistance and ground terminal, and the drain electrode of metal-oxide-semiconductor connects ground terminal, and the source electrode of metal-oxide-semiconductor connects
Input terminal is connect, the grid of metal-oxide-semiconductor connects the 6th resistance, and input terminal connects the PVCC pin of power amplifier chips；
Second capacitor, is connected between input terminal and ground terminal, the anode connection PVCC pin of the second capacitor；
7th resistance is connected between the source electrode of metal-oxide-semiconductor and PVCC pin；
8th resistance, with the 7th resistor coupled in parallel.
Preferably, mute circuit, wherein metal-oxide-semiconductor is NMOS tube.
Preferably, mute circuit, wherein the first triode and the second triode are NPN type triode.
Preferably, mute circuit, wherein conducting voltage 0.6V.
Above-mentioned technical proposal have the following advantages that or the utility model has the advantages that by be arranged reduction voltage circuit can quickly reduce booting or
Shutdown voltage to obtain step-down voltage, allow low electric mute circuit quickly according to step-down voltage export low mute effect of electricity with
It realizes mute function, and additional electricity is discharged by discharge circuit, to prevent the sonic boom problem occurred in switching on and shutting down and fastly
Speed realizes switching on and shutting down mute operation.
Detailed description of the invention
With reference to appended attached drawing, more fully to describe the embodiment of the present invention.However, appended attached drawing be merely to illustrate and
It illustrates, and is not meant to limit the scope of the invention.
Fig. 1 is present invention circuit diagram in the prior art；
Fig. 2 is the circuit diagram for the mute circuit embodiment that high-speed switch machine of the present invention prevents sonic boom.
Specific embodiment
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation description, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, those of ordinary skill in the art without creative labor it is obtained it is all its
His embodiment, shall fall within the protection scope of the present invention.
It should be noted that in the absence of conflict, the feature in embodiment and embodiment in the present invention can phase
Mutually combination.
The present invention will be further explained below with reference to the attached drawings and specific examples, but not as the limitation of the invention.
The present invention includes the mute circuit that a kind of high-speed switch machine prevents sonic boom, as shown in Fig. 2, mute circuit includes:
Input terminal AMP, for providing a booting or shutdown voltage；
Main control chip 1, is provided with an input and output pin GPIO, and input and output pin GPIO exports a mute signal；
Reduction voltage circuit is connect with input terminal AMP, for reducing booting or shutdown voltage, to obtain lower than a conducting voltage
Step-down voltage；
Low electricity mute circuit, connect with main control chip 1 and reduction voltage circuit respectively, is used for according to step-down voltage according to mute letter
Number output one low mute effect of electricity a to power amplifier chips 2；
Discharge circuit is connect with low electric mute circuit, power amplifier chips 2 and input terminal AMP respectively, mute for discharging low electricity
The additional electricity that circuit generates.
In the above-described embodiments, booting or shutdown voltage can be reduced quickly to obtain decompression electricity by the way that reduction voltage circuit is arranged
Pressure, since step-down voltage is lower than conducting voltage, so that low electricity mute circuit quickly can export low electricity according to step-down voltage
Mute effect, and additional electricity is discharged by discharge circuit, to prevent the sonic boom problem occurred in switching on and shutting down and quickly reality
Existing switching on and shutting down mute operation.
Can be realized in switching on and shutting down by the multiple ball bearing mades of setting prevents sonic boom from operating, therefore does not need to increase
The area and the number of plies of PCB (Printed Circuit Board, printed circuit board), to reduce cost of manufacture.
Further, in the above-described embodiments, reduction voltage circuit includes:
First resistor R1 is connected between input terminal AMP and ground terminal GND；
First triode Q1 is arranged between first resistor R1 and ground terminal GND, the base stage connection one of the first triode Q1
The emitter of the divider node Lx, the first triode Q1 of bleeder circuit connect ground terminal GND, and the collector of the first triode Q1 connects
Meet first resistor R1.
It since step-down voltage is less than conducting voltage, does not need to charge, the first triode Q1 can be quick
The power discharging IC switch that high level is exported in step-down voltage makes to can control signal PW_CTRL.
Further, in the above-described embodiments, bleeder circuit is arranged between input terminal AMP and ground terminal GND, including
The second resistance R2 and 3rd resistor R3 being sequentially connected in series, are provided with divider node Lx between second resistance R2 and 3rd resistor R3.
Above-mentioned bleeder circuit is for reducing booting or shutdown voltage, to obtain the step-down voltage lower than a conducting voltage.
Further, in the above-described embodiments, low electric mute circuit includes:
4th resistance R4 is arranged between a power end VCC and ground terminal GND；
Second triode Q2 is arranged between the 4th resistance R4 and ground terminal GND, the base stage of the second triode Q2 connection the
The collector of one triode Q1, the emitter of the second triode Q2 connect ground terminal GND, the collector connection of the second triode Q2
4th resistance R4.
Further, in the above-described embodiments, power amplifier chips 2 include:
Power discharging IC switchs enabled pin PDN, the low mute node of electricity is connected, for receiving low mute effect of electricity；
Power discharging IC power supply power supply pin PVCC connects discharge circuit.
Further, in the above-described embodiments, low electric mute circuit further include:
5th resistance R5 is connected between the collector and ground terminal GND of the second triode Q2；
First capacitor C1, it is in parallel with the 5th resistance R5.
Further, in the above-described embodiments, discharge circuit includes:
6th resistance R6 is connected between the collector and ground terminal GND of the first triode Q1；
Metal-oxide-semiconductor Q3 is connected between the 6th resistance R6 and ground terminal GND, and the drain electrode of metal-oxide-semiconductor Q3 connects ground terminal GND,
The source electrode of metal-oxide-semiconductor Q3 connects input terminal AMP, and the grid of metal-oxide-semiconductor Q3 connects the 6th resistance R6, input terminal AMP connection power amplifier chips 2
PVCC pin；
Second capacitor C2, is connected between input terminal AMP and ground terminal GND, and the anode connection PVCC of the second capacitor C2 draws
Foot, for storing additional electricity；
7th resistance R7 is connected between the source electrode of metal-oxide-semiconductor Q3 and PVCC pin；
8th resistance R8, it is in parallel with the 7th resistance R7.
Wherein it is possible to which the 7th resistance R7 and the 8th resistance R8 are arranged to capacitor discharging circuit, for releasing by metal-oxide-semiconductor Q3
Put the additional electricity being stored in the second capacitor C2.
Further, in the above-described embodiments, metal-oxide-semiconductor Q3 is NMOS tube Q3.
Further, as preferred embodiment, the first triode Q1 and the second triode Q2 are NPN type three
Pole pipe.
Further, as preferred embodiment, the second capacitor C2 is electrolytic capacitor.
Further, as preferred embodiment, the primary voltage of input terminal AMP output can be 12V, powering on or
In power down, booting or shutdown voltage can be reduced to 8V, and wherein conducting voltage can be 0.6V；
Booting or shutdown voltage are had decreased below to the step-down voltage of conducting voltage by bleeder circuit, at this time the one or three pole
The PW_CTRL signal of the collector output high level of pipe Q1 is to the base stage of the second triode Q2, and the second triode Q2 is connected at this time,
And above-mentioned second triode Q2 exports the PDN pin of low mute effect of electricity to power amplifier chips 2 according to mute signal, so that PDN draws
Foot carries out mute operation；
Booting or shutdown voltage are had decreased below to the step-down voltage of conducting voltage by bleeder circuit, at this time the one or three pole
The PW_CTRL signal of the collector output high level of pipe Q1 passes through the grid of the 6th resistance R6 to NMOS tube Q3, so that NMOS tube
Q3 conducting, and the release of the capacitor discharge loop by being provided with NMOS tube Q3, the 7th resistance R7 and the 8th resistance R8 is stored in
Additional electricity in second capacitor C2.
The foregoing is merely preferred embodiments of the present invention, are not intended to limit embodiments of the present invention and protection model
It encloses, to those skilled in the art, should can appreciate that all with made by description of the invention and diagramatic content
Equivalent replacement and obviously change obtained scheme, should all be included within the scope of the present invention.
Claims (10)
1. the mute circuit that a kind of high-speed switch machine prevents sonic boom, which is characterized in that the mute circuit includes:
Input terminal, for providing a booting or shutdown voltage；
Main control chip, is provided with an input and output pin, and the input and output pin exports a mute signal；
Reduction voltage circuit is connect with the input terminal, for reducing the booting or shutdown voltage, to obtain lower than a conducting voltage
Step-down voltage；
It is low electricity mute circuit, connect respectively with the main control chip and the reduction voltage circuit, be used for according to the step-down voltage according to
Low mute effect of electricity a to power amplifier chips is exported according to the mute signal；
Discharge circuit is connect with the low electric mute circuit, the power amplifier chips and the input terminal respectively, described for discharging
The additional electricity that low electricity mute circuit generates.
2. mute circuit as described in claim 1, which is characterized in that the reduction voltage circuit includes:
First resistor is connected between the input terminal and ground terminal；
First triode is arranged between the first resistor and the ground terminal, the base stage connection one of first triode
The emitter of the divider node of bleeder circuit, first triode connects the ground terminal, the current collection of first triode
Pole connects the first resistor.
3. mute circuit as claimed in claim 2, which is characterized in that bleeder circuit is arranged in the input terminal and ground terminal
Between, including the second resistance and 3rd resistor being sequentially connected in series, it is arranged between the second resistance and the 3rd resistor
State divider node.
4. mute circuit as claimed in claim 2, which is characterized in that the low electric mute circuit includes:
4th resistance is arranged between a power end and the ground terminal；
Second triode is arranged between the 4th resistance and the ground terminal, and the base stage of second triode connects institute
The collector of the first triode is stated, the emitter of second triode connects the ground terminal, second triode
Collector connect the 4th resistance.
5. mute circuit as claimed in claim 4, which is characterized in that the power amplifier chips include:
Power discharging IC switchs enabled pin, the low mute node of electricity is connected, for receiving described low mute effect of electricity；
Power discharging IC power supply power supply pin, connects the discharge circuit.
6. mute circuit as claimed in claim 4, which is characterized in that the low electric mute circuit further include:
5th resistance is connected between the collector and the ground terminal of second triode；
First capacitor, with the 5th resistor coupled in parallel.
7. mute circuit as claimed in claim 2, which is characterized in that the discharge circuit includes:
6th resistance is connected between the collector and the ground terminal of first triode；
Metal-oxide-semiconductor is connected between the 6th resistance and the ground terminal, and the drain electrode of the metal-oxide-semiconductor connects the ground terminal, institute
The source electrode for stating metal-oxide-semiconductor connects the input terminal, and the grid of the metal-oxide-semiconductor connects the 6th resistance, and the input terminal connects institute
State the PVCC pin of power amplifier chips；
Second capacitor is connected between the input terminal and the ground terminal, and the anode of second capacitor connects the PVCC
Pin；
7th resistance is connected between the source electrode of the metal-oxide-semiconductor and the PVCC pin；
8th resistance, with the 7th resistor coupled in parallel.
8. mute circuit as claimed in claim 7, which is characterized in that the metal-oxide-semiconductor is NMOS tube.
9. mute circuit as claimed in claim 4, which is characterized in that first triode and second triode are
NPN type triode.
10. mute circuit as described in claim 1, which is characterized in that the conducting voltage is 0.6V.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910502509.9A CN110290446B (en) | 2019-06-11 | 2019-06-11 | Mute circuit capable of preventing popping when being rapidly turned on and turned off |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910502509.9A CN110290446B (en) | 2019-06-11 | 2019-06-11 | Mute circuit capable of preventing popping when being rapidly turned on and turned off |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110290446A true CN110290446A (en) | 2019-09-27 |
| CN110290446B CN110290446B (en) | 2021-09-07 |
Family
ID=68003643
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910502509.9A Active CN110290446B (en) | 2019-06-11 | 2019-06-11 | Mute circuit capable of preventing popping when being rapidly turned on and turned off |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110290446B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116112846A (en) * | 2022-10-08 | 2023-05-12 | 广州市保伦电子有限公司 | Restarting impact sound eliminating circuit and audio circuit |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW200726242A (en) * | 2005-12-28 | 2007-07-01 | Tatung Co Ltd | Mute circuit used to eliminate noise generated when liquid crystal TV is turned on |
| US20090226007A1 (en) * | 2008-03-10 | 2009-09-10 | Kabushiki Kaisha Toshiba | Mute circuit |
| CN101742380A (en) * | 2008-11-25 | 2010-06-16 | 联发科技股份有限公司 | Mute circuits, related electronic devices and method of eliminating audible noise |
| CN202310000U (en) * | 2011-11-11 | 2012-07-04 | 福建新大陆通信科技股份有限公司 | Silence and explosion sound prevention circuit on set-top box |
| CN206472295U (en) * | 2017-01-20 | 2017-09-05 | 广州市亿盈电器科技有限公司 | For eliminating the powered-down rear output POP acoustic-electrics road of sound equipment power amplifier |
| CN107396243A (en) * | 2017-08-10 | 2017-11-24 | 惠州Tcl移动通信有限公司 | A kind of switching on and shutting down muting control circuit, control method and audio frequency apparatus |
| CN208386822U (en) * | 2018-07-17 | 2019-01-15 | 深圳市金锐显数码科技有限公司 | A kind of control circuit and audio devices of anti-sonic boom |
-
2019
- 2019-06-11 CN CN201910502509.9A patent/CN110290446B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW200726242A (en) * | 2005-12-28 | 2007-07-01 | Tatung Co Ltd | Mute circuit used to eliminate noise generated when liquid crystal TV is turned on |
| US20090226007A1 (en) * | 2008-03-10 | 2009-09-10 | Kabushiki Kaisha Toshiba | Mute circuit |
| CN101742380A (en) * | 2008-11-25 | 2010-06-16 | 联发科技股份有限公司 | Mute circuits, related electronic devices and method of eliminating audible noise |
| CN202310000U (en) * | 2011-11-11 | 2012-07-04 | 福建新大陆通信科技股份有限公司 | Silence and explosion sound prevention circuit on set-top box |
| CN206472295U (en) * | 2017-01-20 | 2017-09-05 | 广州市亿盈电器科技有限公司 | For eliminating the powered-down rear output POP acoustic-electrics road of sound equipment power amplifier |
| CN107396243A (en) * | 2017-08-10 | 2017-11-24 | 惠州Tcl移动通信有限公司 | A kind of switching on and shutting down muting control circuit, control method and audio frequency apparatus |
| CN208386822U (en) * | 2018-07-17 | 2019-01-15 | 深圳市金锐显数码科技有限公司 | A kind of control circuit and audio devices of anti-sonic boom |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116112846A (en) * | 2022-10-08 | 2023-05-12 | 广州市保伦电子有限公司 | Restarting impact sound eliminating circuit and audio circuit |
| CN116112846B (en) * | 2022-10-08 | 2024-01-30 | 广东保伦电子股份有限公司 | Restarting impact sound eliminating circuit and audio circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110290446B (en) | 2021-09-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104122970A (en) | Power circuit | |
| CN201860306U (en) | Time sequence control circuit | |
| CN102497197A (en) | Isolated bidirectional digital input output circuit | |
| CN106301332A (en) | Circuit for the electric discharge of delay startup current supply circuit | |
| CN110350902A (en) | A kind of Anti-misoperation circuit and anti-misoperation apparatus | |
| CN104076893A (en) | Computer and charging circuit of computer | |
| CN110290446A (en) | A kind of high-speed switch machine prevents the mute circuit of sonic boom | |
| CN117458848B (en) | Power bus bleeder circuit, display device and power adapter | |
| CN101582681A (en) | Power amplifying circuit for eliminating turn-off noise | |
| CN206270863U (en) | Cmos data remove device and computer | |
| CN203537357U (en) | Simple time delay switching circuit | |
| CN108768356B (en) | Power-on self-locking control circuit and power supply | |
| CN207283519U (en) | A kind of reset delay circuit | |
| CN101505381B (en) | Reset circuit for television set switching on and off | |
| CN101729048A (en) | Delay circuit | |
| CN102223060A (en) | Voltage boosting circuit | |
| CN202916738U (en) | Power supply output stage circuit capable of avoiding sleep mode output lower than cut-off voltage | |
| CN202652057U (en) | Supply circuit for quick start of integrated circuit | |
| CN107947777B (en) | Reset circuit of optical module, optical module and optical network terminal | |
| CN107071962B (en) | A kind of power supply and telecommunication circuit that can prevent high pressure damage | |
| CN205829596U (en) | A kind of double mutual accelerator of electric capacity positive feedback, drive circuit and multi-stage accelerator | |
| CN110474408A (en) | A kind of power circuit | |
| CN106547232B (en) | A kind of hard switching circuit | |
| CN215817516U (en) | Surge suppression circuit and electronic equipment | |
| CN216216514U (en) | Control circuit for simply generating two voltages |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |