CN110134172B - Complementary bipolar reference current source with power consumption stepping regulation capacity - Google Patents
Complementary bipolar reference current source with power consumption stepping regulation capacity Download PDFInfo
- Publication number
- CN110134172B CN110134172B CN201910383102.9A CN201910383102A CN110134172B CN 110134172 B CN110134172 B CN 110134172B CN 201910383102 A CN201910383102 A CN 201910383102A CN 110134172 B CN110134172 B CN 110134172B
- Authority
- CN
- China
- Prior art keywords
- transistor
- resistor
- emitter
- collector
- base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000000295 complement effect Effects 0.000 title claims abstract description 19
- 230000009286 beneficial effect Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Control Of Electrical Variables (AREA)
- Amplifiers (AREA)
Abstract
The invention discloses a complementary bipolar reference current source with power consumption stepping regulation capacity, which comprises a reference voltage source generating circuit structure and a reference current source control and generating circuit structure connected with the reference voltage source generating circuit structure. The invention has the beneficial effects that: full bias current, 50% full bias current and 25% full bias current can be obtained by setting different bias voltages, and the flexibility of the reference current source is increased to adapt to more and more complex circuits. Under the condition of ensuring the precision of the reference current source, the flexibility of the structure is increased, so that the reference current source can provide reference currents with three sizes of 25% full bias current, 50% full bias current and 100% full bias current.
Description
Technical Field
The invention relates to the field of analog integrated circuit design, in particular to a complementary bipolar reference current source with power consumption stepping regulation capacity.
Background
The reference current source is an important module circuit in an integrated circuit, provides a current which is not affected by temperature change for the whole circuit, namely provides a stable static working point, and is widely applied to circuits such as ADC/DAC, amplifiers, phase-locked loops, LDOs and the like.
Among the conventional reference current sources, the structures commonly used are a Widlar current source, an Oguey current source, and the like, which all provide a stable static operating point. The traditional structure is a multi-tube bias current source, a resistor is added on one side of the traditional structure through a symmetrical multi-tube structure, reference current which is not influenced by circuit voltage is obtained through the symmetry of a current mirror, the structural design complexity is low, the occupied area of a chip is small, the structure is simple, the precision is low, the flexibility is poor, and the reference current cannot be adjusted. The other traditional structure is a band-gap reference bias current source, which is different from a multi-tube bias current source in that a high-precision reference voltage which is basically not influenced by the process and the temperature is generated in a band-gap circuit, is buffered by an operational amplifier and then is converted into a reference current through a voltage-current conversion circuit, and then the reference current is output to other functional modules of the system through a current mirror. The structure has high precision, but has poor flexibility and can not adjust reference current. In the conventional reference voltage source commonly used at present, a reference current source structure for adjusting the current is rarely available.
An effective solution to the problems in the related art has not been proposed yet.
Disclosure of Invention
The invention provides a complementary bipolar reference current source with power consumption stepping adjustment capability, aiming at the problem that the traditional reference current source can only provide the same magnitude of current and cannot adjust different magnitudes of current by changing bias, so that the requirements of the current partial circuits on different magnitudes of bias current are difficult to meet.
Therefore, the invention adopts the following specific technical scheme:
a complementary bipolar reference current source with power consumption step regulation capability comprises a reference voltage source generating circuit structure and a reference current source control and generating circuit structure connected with the reference voltage source generating circuit structure.
Further, the reference voltage source generating circuit structure includes a transistor Q1, a transistor Q2, a transistor Q3, a transistor Q4, a transistor Q5, a transistor Q6, a transistor Q7, a transistor Q8, a transistor Q9, a transistor Q10, a transistor Q11, a transistor Q12, a transistor Q13, a transistor Q14, a resistor R1, a resistor R2, a resistor R3, a resistor R4, a resistor R5, a resistor R6, a resistor R7, a power positive electrode VDD, a power negative electrode GND, an output terminal OUT1, an output terminal OUT2, and an output terminal OUT 3.
Further, the positive power supply VDD is sequentially connected to an emitter of the transistor Q1, an emitter of the transistor Q2, an emitter of the transistor Q3, an emitter of the transistor Q4, an emitter of the transistor Q5, an emitter of the transistor Q6, an emitter of the transistor Q7, and an emitter of the transistor Q9, a collector of the transistor Q1 is connected to an emitter of the transistor Q8, a base of the transistor Q1 is sequentially connected to a base of the transistor Q2 and an emitter of the transistor Q8, a base of the transistor Q8 is sequentially connected to a collector of the transistor Q8 and a collector of the transistor Q12, a base of the transistor Q12 is sequentially connected to a base of the transistor Q14 and a collector of the transistor Q14, and an emitter of the transistor Q12 is sequentially connected to one end of the resistor R1, an emitter of the transistor Q12, One end of the resistor R2, one end of the resistor R4, one end of the resistor R5, one end of the resistor R6, one end of the resistor R7, an emitter of the transistor Q13, an emitter of the transistor Q14, and the power supply negative GND are connected, the other end of the resistor R1 is sequentially connected to a collector of the transistor Q2 and a base of the transistor Q9, a collector of the transistor Q9 is sequentially connected to a collector of the transistor Q4, a base of the transistor Q10, a collector of the transistor Q11, and a base of the transistor Q11, an emitter of the transistor Q10 is sequentially connected to the other end of the resistor R2 and one end of the resistor R3, the other end of the resistor R3 is sequentially connected to a base of the transistor Q13 and a collector of the transistor Q13, an emitter of the transistor Q11 is sequentially connected to the other end of the resistor R4 and a collector of the transistor Q14, the collector of triode Q10 in proper order with the collector of triode Q3, triode Q3's base, triode Q4's base, triode Q5's base, triode Q6's base and triode Q7's base are connected, triode Q5's collector in proper order with output OUT1 and resistance R5's other end is connected, triode Q6's collector in proper order with output OUT2 and the other end of resistance R6 is connected, triode Q7's collector in proper order with output OUT3 and the other end of resistance R7 is connected.
Further, the reference current source control and generation circuit structure includes a line-to-line connector EP, a DC current source DC, a resistor R ', a transistor Q', a diode D, an input terminal IN.
Further, the line-to-line connector EP1 is connected to one end of the resistor R4 ' through the DC current source DC1, the other end of the resistor R4 ' is connected to the negative electrode of the diode D1, the positive electrode of the diode D1 is connected to the collector of the transistor Q1 ', the base of the transistor Q3 ', the base of the transistor Q4 ', and the emitter of the transistor Q7 ', the base of the transistor Q1 ' is connected to the input terminal IN1, the input terminal IN1 is connected to the output terminal OUT1, the collector of the transistor Q1 ' is connected to one end of the resistor R1 ', the emitter of the transistor Q3 ' is connected to the collector of the transistor Q16 ' and the emitter of the transistor Q14 ', the emitter of the transistor Q16 ' is connected to one end of the resistor R7 ', the base of the transistor Q16 ' is connected to the base of the transistor Q17 ' and the base of the transistor Q2 ' IN turn, an emitter of the transistor Q17 ' is connected to the other end of the resistor R7 ' and one end of the resistor R9 ' IN sequence through the resistor R8 ', the other end of the resistor R9 ' is connected to an emitter of the transistor Q2 ', a collector of the transistor Q2 ' is connected to an emitter of the transistor Q4 ' and an emitter of the transistor Q12 ', a base of the transistor Q12 ' is connected to the input terminal IN3, the input terminal IN3 is connected to the output terminal OUT3, a collector of the transistor Q12 ' is connected to a collector of the transistor Q13 ', a collector of the transistor Q14 ', a base of the transistor Q8 ' and a collector of the transistor Q6 ', an emitter of the transistor Q6 ' is connected to the resistor R3 ', a base of the transistor Q6 ' is connected to a base of the transistor Q5 ', and an emitter of the transistor Q5 ' is connected to the resistor R2 ', the collector of the transistor Q5 ' is connected to the emitter of the transistor Q8 ', the collector of the transistor Q17 ' is sequentially connected to the emitter of the transistor Q11 ' and the emitter of the transistor Q13 ', the base of the transistor Q11 ' is sequentially connected to the emitter of the transistor Q15 ', the base of the transistor Q10 ', the collector of the transistor Q9 ' and the anode of the diode D2, the collector of the transistor Q9 ' is connected to the input terminal IN2, the input terminal IN2 is connected to the output terminal OUT2, the emitter of the transistor Q9 ' is connected to the resistor R5 ', the cathode of the diode D2 is connected to the DC current source DC2 through the resistor R6 ', and the DC current source DC2 is connected to the pair of wire connector EP 2.
Further, the diode D1 and the diode D2 are both zener diodes.
Further, the transistor Q5 and the transistor Q6 and the transistor Q7 are both of the same size.
Further, the resistance of the resistor R5 is different from the resistance of the resistor R6 and the resistance of the resistor R7.
The invention has the beneficial effects that:
(1) the complementary bipolar reference current source with the power consumption stepping adjustment capability is provided, and the effect of controlling the magnitude of the reference current is achieved by setting two different bias voltages and adjusting the on and off of the two bias voltages.
(2) Full bias current, 50% full bias current and 25% full bias current can be obtained by setting different bias voltages, and the flexibility of the reference current source is increased to adapt to more and more complex circuits.
(3) Under the condition of ensuring the precision of the reference current source, the flexibility of the structure is increased, so that the reference current source can provide reference currents with three sizes of 25% full bias current, 50% full bias current and 100% full bias current.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings needed in the embodiments will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings without creative efforts.
FIG. 1 is a block diagram of a reference voltage source generating circuit of a complementary bipolar reference current source with power consumption step-by-step adjustment capability according to an embodiment of the present invention;
fig. 2 is a block diagram of a reference current source control and generation circuit of a complementary bipolar reference current source with power consumption step adjustment capability according to an embodiment of the present invention.
Detailed Description
For further explanation of the various embodiments, the drawings which form a part of the disclosure and which are incorporated in and constitute a part of this specification, illustrate embodiments and, together with the description, serve to explain the principles of operation of the embodiments, and to enable others of ordinary skill in the art to understand the various embodiments and advantages of the invention, and, by reference to these figures, reference is made to the accompanying drawings, which are not to scale and wherein like reference numerals generally refer to like elements.
According to an embodiment of the present invention, a complementary bipolar reference current source with power consumption step-by-step regulation capability is provided.
Referring now to the drawings and the detailed description, a complementary bipolar reference current source with power consumption step adjustment capability according to an embodiment of the present invention, as shown in fig. 1-2, includes a reference voltage source generating circuit structure and a reference current source control and generating circuit structure connected to the reference voltage source generating circuit structure.
In one embodiment, the reference voltage source generating circuit structure includes a transistor Q1, a transistor Q2, a transistor Q3, a transistor Q4, a transistor Q5, a transistor Q6, a transistor Q7, a transistor Q8, a transistor Q9, a transistor Q10, a transistor Q11, a transistor Q12, a transistor Q13, a transistor Q14, a resistor R1, a resistor R2, a resistor R3, a resistor R4, a resistor R5, a resistor R6, a resistor R7, a positive power supply VDD, a negative power supply GND, an output terminal OUT1, an output terminal OUT2, and an output terminal OUT 3.
In one embodiment, the positive power supply VDD is sequentially connected to an emitter of the transistor Q1, an emitter of the transistor Q2, an emitter of the transistor Q3, an emitter of the transistor Q4, an emitter of the transistor Q5, an emitter of the transistor Q6, an emitter of the transistor Q7, and an emitter of the transistor Q9, a collector of the transistor Q1 is connected to an emitter of the transistor Q8, a base of the transistor Q1 is sequentially connected to a base of the transistor Q2 and an emitter of the transistor Q8, a base of the transistor Q8 is sequentially connected to a collector of the transistor Q8 and a collector of the transistor Q12, a base of the transistor Q12 is sequentially connected to a base of the transistor Q14 and a collector of the transistor Q14, and an emitter of the transistor Q12 is sequentially connected to one end of the resistor R1, an emitter of the transistor Q12, One end of the resistor R2, one end of the resistor R4, one end of the resistor R5, one end of the resistor R6, one end of the resistor R7, an emitter of the transistor Q13, an emitter of the transistor Q14, and the power supply negative GND are connected, the other end of the resistor R1 is sequentially connected to a collector of the transistor Q2 and a base of the transistor Q9, a collector of the transistor Q9 is sequentially connected to a collector of the transistor Q4, a base of the transistor Q10, a collector of the transistor Q11, and a base of the transistor Q11, an emitter of the transistor Q10 is sequentially connected to the other end of the resistor R2 and one end of the resistor R3, the other end of the resistor R3 is sequentially connected to a base of the transistor Q13 and a collector of the transistor Q13, an emitter of the transistor Q11 is sequentially connected to the other end of the resistor R4 and a collector of the transistor Q14, the collector of triode Q10 in proper order with the collector of triode Q3, triode Q3's base, triode Q4's base, triode Q5's base, triode Q6's base and triode Q7's base are connected, triode Q5's collector in proper order with output OUT1 and resistance R5's other end is connected, triode Q6's collector in proper order with output OUT2 and the other end of resistance R6 is connected, triode Q7's collector in proper order with output OUT3 and the other end of resistance R7 is connected.
IN one embodiment, the reference current source control and generation circuit structure comprises a line-to-line connector EP, a DC current source DC, a resistor R ', a transistor Q', a diode D, an input IN.
IN one embodiment, the line-to-line connector EP1 is connected to one end of the resistor R4 ' through the DC current source DC1, the other end of the resistor R4 ' is connected to the negative electrode of the diode D1, the positive electrode of the diode D1 is connected to the collector of the transistor Q1 ', the base of the transistor Q3 ', the base of the transistor Q4 ', and the emitter of the transistor Q7 ', the base of the transistor Q1 ' is connected to the input terminal IN1, the input terminal IN1 is connected to the output terminal OUT1, the collector of the transistor Q1 ' is connected to one end of the resistor R1 ', the emitter of the transistor Q3 ' is connected to the collector of the transistor Q16 ' and the emitter of the transistor Q14 ', the emitter of the transistor Q16 ' is connected to one end of the resistor R7 ', the base of the transistor Q16 ' is connected to the base of the transistor Q17 ' and the base of the transistor Q2 ', an emitter of the transistor Q17 ' is connected to the other end of the resistor R7 ' and one end of the resistor R9 ' IN sequence through the resistor R8 ', the other end of the resistor R9 ' is connected to an emitter of the transistor Q2 ', a collector of the transistor Q2 ' is connected to an emitter of the transistor Q4 ' and an emitter of the transistor Q12 ', a base of the transistor Q12 ' is connected to the input terminal IN3, the input terminal IN3 is connected to the output terminal OUT3, a collector of the transistor Q12 ' is connected to a collector of the transistor Q13 ', a collector of the transistor Q14 ', a base of the transistor Q8 ' and a collector of the transistor Q6 ', an emitter of the transistor Q6 ' is connected to the resistor R3 ', a base of the transistor Q6 ' is connected to a base of the transistor Q5 ', and an emitter of the transistor Q5 ' is connected to the resistor R2 ', the collector of the transistor Q5 ' is connected to the emitter of the transistor Q8 ', the collector of the transistor Q17 ' is sequentially connected to the emitter of the transistor Q11 ' and the emitter of the transistor Q13 ', the base of the transistor Q11 ' is sequentially connected to the emitter of the transistor Q15 ', the base of the transistor Q10 ', the collector of the transistor Q9 ' and the anode of the diode D2, the collector of the transistor Q9 ' is connected to the input terminal IN2, the input terminal IN2 is connected to the output terminal OUT2, the emitter of the transistor Q9 ' is connected to the resistor R5 ', the cathode of the diode D2 is connected to the DC current source DC2 through the resistor R6 ', and the DC current source DC2 is connected to the pair of wire connector EP 2.
In one embodiment, the diode D1 and the diode D2 are both zener diodes.
In one embodiment, the transistor Q5 is the same size as the transistor Q6 and the transistor Q7.
In one embodiment, the resistance of the resistor R5 is different from the resistance of the resistor R6 and the resistance of the resistor R7.
The working principle is as follows: when the complementary bipolar reference current source with the power consumption step adjustment capability is applied specifically, the reference voltage source of the complementary bipolar reference current source with the power consumption step adjustment capability has a three-part structure as shown in fig. 1. As can be seen from fig. 1, the transistor Q5, the transistor Q6, and the transistor Q7 are three identical transistors, corresponding to the three resistors R5, R6, and R7 with different resistances, a suitable voltage is generated by the structure of the left half of the circuit and is applied to the base terminals of the transistor Q5, the transistor Q6, and the transistor Q7, the same voltage drop is formed at the base terminals of the transistor Q5, the transistor Q6, and the transistor Q7 and the ground terminal, and due to the different resistances of the resistor R5, the resistor R6, and the resistor R7, three reference voltages with different magnitudes are obtained on the line between the resistor and the collector of the transistor for the subsequent reference current source to generate and control the main body.
Therefore, the reference current source structure for controlling the magnitude of the reference current by adjusting the values of two bias voltages to be zero or a standard voltage value is provided, so that the flexibility of the reference current source circuit is enhanced, and the requirements of the circuit on current sources with different values are met. As shown in fig. 2, three reference voltages generated by the reference voltage source generating structure of fig. 1 are used for the base voltages of the partial transistors (Q1 ', Q9 ', Q12 ') in the reference current source structure. Two bias voltages set in the structure are accessed through two Schottky diodes and a resistor on the left side of the circuit (the two bias voltages are provided by a direct current source DC1 and a direct current source DC2 on the left side of a resistor R4 and a resistor R5 on the left side of the circuit in the figure 2), the magnitude of a current flowing into a reference current source structure of the next stage is controlled through the value of the bias voltages, the input current is passed through the transistor Q6 'of the right side structure to reach a required current, and the reference current is output through the collector of the transistor Q8' through a Wilson current mirror. Different reference currents can be obtained by setting different circuit parameters, for example, in the circuit, when two bias voltages are standard values, full bias reference currents are obtained, when one bias voltage is a standard value and the other bias voltage is a zero value, 25% and 50% of full bias reference currents are respectively obtained, and when the two bias voltages are zero values, zero value reference currents are obtained.
In summary, with the aid of the above technical solutions of the present invention, to solve the problem that the conventional reference current source can only provide the same magnitude of current, and cannot adjust different magnitudes of current by changing the bias, and thus is difficult to meet the requirements of the current partial circuits for different magnitudes of bias currents, a complementary bipolar reference current source with power consumption step adjustment capability is provided, and the effect of controlling the magnitude of the reference current is achieved by setting two different bias voltages and adjusting the on and off of the two bias voltages. Full bias current, 50% full bias current and 25% full bias current can be obtained by setting different bias voltages, and the flexibility of the reference current source is increased to adapt to more and more complex circuits. Under the condition of ensuring the precision of the reference current source, the flexibility of the structure is increased, so that the reference current source can provide reference currents with three sizes of 25% full bias current, 50% full bias current and 100% full bias current.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents, improvements and the like that fall within the spirit and principle of the present invention are intended to be included therein.
Claims (5)
1. A complementary bipolar reference current source with power consumption stepping regulation capability is characterized by comprising a reference voltage source generating circuit structure and a reference current source control and generating circuit structure connected with the reference voltage source generating circuit structure;
the reference voltage source generating circuit structure comprises a triode Q1, a triode Q2, a triode Q3, a triode Q4, a triode Q5, a triode Q6, a triode Q7, a triode Q8, a triode Q9, a triode Q10, a triode Q11, a triode Q12, a triode Q13, a triode Q14, a resistor R1, a resistor R2, a resistor R3, a resistor R4, a resistor R5, a resistor R6, a resistor R7, a power supply positive electrode VDD, a power supply negative electrode GND, an output end OUT1, an output end OUT2 and an output end OUT 3;
the positive power supply electrode VDD is sequentially connected to an emitter of the transistor Q1, an emitter of the transistor Q2, an emitter of the transistor Q3, an emitter of the transistor Q4, an emitter of the transistor Q5, an emitter of the transistor Q6, an emitter of the transistor Q7, and an emitter of the transistor Q9, a collector of the transistor Q1 is connected to an emitter of the transistor Q8, a base of the transistor Q1 is sequentially connected to a base of the transistor Q2 and an emitter of the transistor Q8, a base of the transistor Q8 is sequentially connected to a collector of the transistor Q8 and a collector of the transistor Q12, a base of the transistor Q12 is sequentially connected to a base of the transistor Q14 and a collector of the transistor Q14, and an emitter of the transistor Q12 is sequentially connected to one end of the resistor R1, one end of the resistor R2, and an emitter of the transistor Q353535, One end of the resistor R4, one end of the resistor R5, one end of the resistor R6, one end of the resistor R7, an emitter of the transistor Q13, an emitter of the transistor Q14, and the power supply negative GND are connected, the other end of the resistor R1 is sequentially connected to a collector of the transistor Q2 and a base of the transistor Q9, a collector of the transistor Q9 is sequentially connected to a collector of the transistor Q4, a base of the transistor Q10, a collector of the transistor Q11, and a base of the transistor Q11, an emitter of the transistor Q10 is sequentially connected to the other end of the resistor R2 and one end of the resistor R3, the other end of the resistor R3 is sequentially connected to a base of the transistor Q13 and a collector of the transistor Q13, an emitter of the transistor Q11 is sequentially connected to the other end of the resistor R4 and a collector of the transistor Q14, the collector of triode Q10 in proper order with the collector of triode Q3, triode Q3's base, triode Q4's base, triode Q5's base, triode Q6's base and triode Q7's base are connected, triode Q5's collector in proper order with output OUT1 and resistance R5's other end is connected, triode Q6's collector in proper order with output OUT2 and the other end of resistance R6 is connected, triode Q7's collector in proper order with output OUT3 and the other end of resistance R7 is connected.
2. The complementary bipolar reference current source with power consumption step adjustment capability according to claim 1, wherein the reference current source control and generation circuit structure comprises a line-to-line connector EP1, a line-to-line connector EP2, a DC current source DC1, a DC current source DC2, a resistor R1 ', a resistor R2', a resistor R3 ', a resistor R4', a resistor R5 ', a resistor R6', a resistor R7 ', a resistor R8', a resistor R9 ', a transistor Q1', a transistor Q2 ', a transistor Q3', a transistor Q4 ', a transistor Q5', a transistor Q6 ', a transistor Q7', a transistor Q8 ', a transistor Q9', a transistor Q10 ', a transistor Q11', a transistor Q12 ', a transistor Q13', a transistor Q14 ', a transistor Q15', a transistor Q16 ', a transistor Q17', a diode D1, a diode D2, an input terminal 2, an IN2, an IN2, An input terminal IN 3;
the line-to-line connector EP1 is connected to one end of the resistor R4 ' through the DC current source DC1, the other end of the resistor R4 ' is connected to the negative electrode of the diode D1, the positive electrode of the diode D1 is connected to the collector of the transistor Q1 ', the base of the transistor Q3 ', the base of the transistor Q4 ' and the emitter of the transistor Q7 ', the base of the transistor Q1 ' is connected to the input terminal IN1, the input terminal IN1 is connected to the output terminal OUT1, the collector of the transistor Q1 ' is connected to one end of the resistor R1 ', the emitter of the transistor Q3 ' is connected to the collector of the transistor Q16 ' and the emitter of the transistor Q14 ', the emitter of the transistor Q16 ' is connected to one end of the resistor R7 ', the base of the transistor Q16 ' is connected to the base of the transistor Q17 ' and the base of the transistor Q2 ' IN turn, an emitter of the transistor Q17 ' is connected to the other end of the resistor R7 ' and one end of the resistor R9 ' IN sequence through the resistor R8 ', the other end of the resistor R9 ' is connected to an emitter of the transistor Q2 ', a collector of the transistor Q2 ' is connected to an emitter of the transistor Q4 ' and an emitter of the transistor Q12 ', a base of the transistor Q12 ' is connected to the input terminal IN3, the input terminal IN3 is connected to the output terminal OUT3, a collector of the transistor Q12 ' is connected to a collector of the transistor Q13 ', a collector of the transistor Q14 ', a base of the transistor Q8 ' and a collector of the transistor Q6 ', an emitter of the transistor Q6 ' is connected to the resistor R3 ', a base of the transistor Q6 ' is connected to a base of the transistor Q5 ', and an emitter of the transistor Q5 ' is connected to the resistor R2 ', the collector of the transistor Q5 ' is connected to the emitter of the transistor Q8 ', the collector of the transistor Q17 ' is sequentially connected to the emitter of the transistor Q11 ' and the emitter of the transistor Q13 ', the base of the transistor Q11 ' is sequentially connected to the emitter of the transistor Q15 ', the base of the transistor Q10 ', the collector of the transistor Q9 ' and the anode of the diode D2, the collector of the transistor Q9 ' is connected to the input terminal IN2, the input terminal IN2 is connected to the output terminal OUT2, the emitter of the transistor Q9 ' is connected to the resistor R5 ', the cathode of the diode D2 is connected to the DC current source DC2 through the resistor R6 ', and the DC current source DC2 is connected to the pair of wire connector EP 2.
3. The complementary bipolar reference current source with power consumption step adjustment capability as claimed in claim 2, wherein said diode D1 and said diode D2 are both zener diodes.
4. The complementary bipolar reference current source with power consumption step adjustment capability as claimed in claim 1, wherein said transistor Q5 is the same size as said transistor Q6 and said transistor Q7.
5. The complementary bipolar reference current source with power consumption step adjustment capability as claimed in claim 1, wherein the resistance of the resistor R5 is different from the resistance of the resistor R6 and the resistance of the resistor R7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910383102.9A CN110134172B (en) | 2019-05-09 | 2019-05-09 | Complementary bipolar reference current source with power consumption stepping regulation capacity |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910383102.9A CN110134172B (en) | 2019-05-09 | 2019-05-09 | Complementary bipolar reference current source with power consumption stepping regulation capacity |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110134172A CN110134172A (en) | 2019-08-16 |
| CN110134172B true CN110134172B (en) | 2020-06-30 |
Family
ID=67576794
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910383102.9A Expired - Fee Related CN110134172B (en) | 2019-05-09 | 2019-05-09 | Complementary bipolar reference current source with power consumption stepping regulation capacity |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110134172B (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1997050026A1 (en) * | 1996-06-25 | 1997-12-31 | Lsi Logic Corporation | Apparatus and method for generating a current with a positive temperature coefficient |
| US6859092B2 (en) * | 2003-04-17 | 2005-02-22 | International Business Machines Corporation | Method and low voltage CMOS circuit for generating voltage and current references |
| CN102385407A (en) * | 2011-09-21 | 2012-03-21 | 电子科技大学 | Bandgap reference voltage source |
| CN102681587A (en) * | 2012-05-23 | 2012-09-19 | 天津大学 | Low-temperature drifting reference voltage and reference current generating circuit |
| CN105094200A (en) * | 2015-08-14 | 2015-11-25 | 灿芯半导体(上海)有限公司 | Current source circuit |
| CN109009156A (en) * | 2018-06-27 | 2018-12-18 | 重庆湃芯入微科技有限公司 | A kind of amplifier bias current generation circuit |
-
2019
- 2019-05-09 CN CN201910383102.9A patent/CN110134172B/en not_active Expired - Fee Related
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1997050026A1 (en) * | 1996-06-25 | 1997-12-31 | Lsi Logic Corporation | Apparatus and method for generating a current with a positive temperature coefficient |
| US6859092B2 (en) * | 2003-04-17 | 2005-02-22 | International Business Machines Corporation | Method and low voltage CMOS circuit for generating voltage and current references |
| CN102385407A (en) * | 2011-09-21 | 2012-03-21 | 电子科技大学 | Bandgap reference voltage source |
| CN102681587A (en) * | 2012-05-23 | 2012-09-19 | 天津大学 | Low-temperature drifting reference voltage and reference current generating circuit |
| CN105094200A (en) * | 2015-08-14 | 2015-11-25 | 灿芯半导体(上海)有限公司 | Current source circuit |
| CN109009156A (en) * | 2018-06-27 | 2018-12-18 | 重庆湃芯入微科技有限公司 | A kind of amplifier bias current generation circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110134172A (en) | 2019-08-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4349778A (en) | Band-gap voltage reference having an improved current mirror circuit | |
| JPS5917895B2 (en) | Integrated circuit digital-to-analog converter | |
| JPS63501914A (en) | CMOS-ECL logic level converter with temperature compensation | |
| CN112558675A (en) | Bandgap reference voltage generating circuit | |
| EP0544360B1 (en) | Reference current loop | |
| CN113157041A (en) | Wide-input band gap reference voltage source | |
| JPH02186706A (en) | Bias voltage generating circuit and method thereof | |
| JPS6136816A (en) | Integrated constant current source | |
| US6166569A (en) | Test interface circuits with waveform synthesizers having reduced spurious signals | |
| CN113934250B (en) | Low temperature coefficient and high power supply rejection ratio high-low voltage conversion circuit | |
| CN103970173A (en) | Bandgap reference voltage circuit | |
| CN110134172B (en) | Complementary bipolar reference current source with power consumption stepping regulation capacity | |
| JPH11122059A (en) | Differential amplifier | |
| CN101825910B (en) | Current source device capable of regulating current intensity | |
| CN217443793U (en) | Chip power supply circuit | |
| CN207601665U (en) | A kind of novel band-gap reference source circuit | |
| CN115903987A (en) | Novel Zener reference circuit | |
| US4792704A (en) | Scaled voltage level translator circuit | |
| CN115617115A (en) | Reference voltage generating circuit, chip and electronic device | |
| CN201681321U (en) | Current source device capable of adjusting current intensity | |
| CN203930562U (en) | Band-gap reference voltage circuit | |
| JPH077337A (en) | Bipolarity voltage/current converting circuit | |
| EP0918272A1 (en) | Bias circuit for a voltage reference circuit | |
| CN116700422B (en) | Single bipolar transistor floating band gap reference circuit | |
| JPH10275021A (en) | Current regulation circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20200630 |