CN110058111B - Fault diagnosis method for T-type three-level inverter based on phase voltage residual errors - Google Patents

Fault diagnosis method for T-type three-level inverter based on phase voltage residual errors Download PDF

Info

Publication number
CN110058111B
CN110058111B CN201910321522.4A CN201910321522A CN110058111B CN 110058111 B CN110058111 B CN 110058111B CN 201910321522 A CN201910321522 A CN 201910321522A CN 110058111 B CN110058111 B CN 110058111B
Authority
CN
China
Prior art keywords
phase
voltage
type
level inverter
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910321522.4A
Other languages
Chinese (zh)
Other versions
CN110058111A (en
Inventor
陈丹江
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hefei Jiuzhou Longteng Scientific And Technological Achievement Transformation Co ltd
Original Assignee
Zhejiang Wanli University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhejiang Wanli University filed Critical Zhejiang Wanli University
Priority to CN201910321522.4A priority Critical patent/CN110058111B/en
Publication of CN110058111A publication Critical patent/CN110058111A/en
Application granted granted Critical
Publication of CN110058111B publication Critical patent/CN110058111B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/50Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections

Abstract

The invention discloses a T-type three-level inverter fault diagnosis method based on phase voltage residual errors, which comprises the steps of firstly obtaining three-phase voltage of a T-type three-level inverter to be subjected to fault diagnosis, and filtering, amplifying or reducing the three-phase voltage; calculating the residual voltage of each phase of reference voltage and each phase of processed voltage; judging whether each phase circuit has a fault according to the sampling voltage value in each phase residual voltage; under the premise of fault, calculating the average value and the positive and negative peak difference values of residual voltage in a time period from the sampling moment of the sampling voltage value with abnormal change; judging which device has an open-circuit fault according to the average value and the positive and negative peak difference values; the method has the advantages that only three phase voltages need to be obtained, original information of fault diagnosis is less, the fault diagnosis cost is low, the fault diagnosis accuracy rate is high, and the fault diagnosis result can be automatically and accurately positioned to a specific device, so that the working reliability of the T-type three-level inverter can be effectively improved.

Description

Fault diagnosis method for T-type three-level inverter based on phase voltage residual errors
Technical Field
The invention relates to an inverter fault detection technology, in particular to a T-type three-level inverter fault diagnosis method based on phase voltage residual errors.
Background
Multilevel inverters have been increasingly used in a wide range of power applications. Compared with the traditional two-level inverter, the multi-level inverter can obtain more levels, has less harmonic waves and can reduce the requirement of the device on voltage stress. In recent years, a topological structure called a T-type neutral-point-clamped (T-type-clamped) three-level inverter (hereinafter, referred to as a T-type three-level inverter or TNPC) has been proposed, and is mainly applied to high-efficiency occasions such as solar energy and electric vehicle inverters. During the operation of the circuit, various faults of the circuit can occur due to overload, temperature rise, irregular operation and the like, wherein the fault of the semiconductor switching device is the most common one. Since the semiconductor switching devices in the multilevel inverter increase with the increase of the output voltage level, and if only one of the semiconductor switching devices fails, the whole multilevel inverter fails and even causes serious consequences, so that the fault diagnosis research on the multilevel inverter is very necessary.
At present, many researches on the fault diagnosis problem of the T-type three-level inverter are carried out at home and abroad. For example: a Diagnosis and fault-tolerance strategy for open-circuit fault of T-type three-level inverter system (2014,50(1):495-508) is provided, which collects three phase currents, calculates the polarity of the average value of the three phase currents respectively, then judges the polarity of the midpoint voltage of the input direct current, and can determine which switching device in the circuit has the open-circuit fault according to different combinations of the phase currents and the polarity of the midpoint voltage. The method does not need a complex algorithm and has the advantage of high reliability. However, the method needs to detect both the current and the voltage of the circuit, and has many types of fault characteristics that need to be selected in the fault diagnosis process, so that the diagnosis cost is high in the actual implementation, and the hardware circuit of the diagnosis system is complex.
For another example: an article Fault detection and diagnosis of Fault detection and diagnosis in a PV grid-connected T-type three-level inverter (2015:933 937) published by 2015International Conference on Renewable Energy Research and Applications (2015 International Conference), namely, fernao Pires, d.foito, Tito g.amoral et al, proposes a method for diagnosing open-circuit faults of a switching device based on a histogram (histogram), which first detects phase voltages of three outputs, then represents each level of the phase voltages by a certain algorithm using the histogram, calculates the center of gravity of the histogram by an algorithm for calculating the center of gravity, and determines which switching device has a Fault according to the difference of the calculated center of gravity values. The method only needs to detect three current signals without being influenced by loads, and the rest is completed through software calculation, but the proposed software algorithm is relatively complex, and a hardware circuit including a singlechip minimum system and the like is required to be added in a software system.
The following steps are repeated: a Fast On-Line Diagnostic Method for Open-Circuit Faults of a T-Type multi-level inverter Based On SiC-MOSFET (2017,53(3): 2948) -2958) published by Jiangbiao He, Nabel A.O. Demerdash, Nathan Weise, Ramin Katebi et al in IEEE Transactions On Industrial Applications introduces an online non-invasive Diagnostic Method for detecting Open-Circuit Faults in a T-Type multi-level inverter, which firstly detects abnormal changes of a direct current bus neutral point current, then detects three-phase current signals, and combines information such as the detection instant Circuit Switch state to judge which Switch device in the current Circuit has the Open-Circuit fault. The method has high reliability, but the method needs to detect direct current neutral point current and three-phase current and acquire the switch state in the circuit, and the original information of fault diagnosis is more in demand.
Disclosure of Invention
The invention aims to solve the technical problem of providing a fault diagnosis method of a T-type three-level inverter based on phase voltage residual errors, which only needs to acquire three phase voltages, has less requirements on original information of fault diagnosis, low fault diagnosis cost and high fault diagnosis accuracy, and can automatically and accurately position a fault diagnosis result to a specific device, thereby effectively improving the working reliability of the T-type three-level inverter.
The technical scheme adopted by the invention for solving the technical problems is as follows: a T-type three-level inverter fault diagnosis method based on phase voltage residual errors is characterized by comprising the following steps:
the method comprises the following steps: building a T-type three-level inverter, wherein the T-type three-level inverter can work normally or is a T-type three-level inverter added with an open-circuit fault; the added open-circuit fault is one of 12 open-circuit faults, and the 1 st to 12 th open-circuit faults correspond to the first insulated gate bipolar transistor S of the a-phasea1A second insulated gate bipolar transistor S of phase aa2A third insulated gate bipolar transistor S of a phasea3And a phase fourth insulated gate bipolar transistor Sa4B phase first insulated gate bipolar transistor Sb1B phase second insulated gate bipolar transistor Sb2B phase third insulated gate bipolar transistor Sb3B phase fourth insulated gate bipolar transistor Sb4C-phase first insulated gate bipolar transistor Sc1C-phase second insulated gate bipolar transistor Sc2C-phase third insulated gate bipolar transistor Sc3C-phase fourth insulated gate bipolar transistor Sc4An open circuit fault occurs;
step two: obtaining a-phase voltage, b-phase voltage and c-phase voltage of the T-type three-level inverter, and correspondingly marking the voltage as Uan、UbnAnd Ucn(ii) a Then to UanThe voltage after the high-frequency noise removal was recorded as "U'an(ii) a Likewise, for UbnThe voltage after the high-frequency noise removal was recorded as "U'bn(ii) a To UcnThe voltage after the high-frequency noise removal was recorded as "U'cn(ii) a Then using a phase reference voltage UrefaFor reference, to U'anPerforming amplification or reduction treatment, and recording the amplified or reduced voltage as U "an(ii) a Similarly, reference voltage U is referred to as phase brefbFor reference, to U'bnTo make an enlargement or a reductionSmall processing, marking the voltage after the enlargement or reduction as U "bn(ii) a With reference voltage U of phase crefcFor reference, to U'cnPerforming amplification or reduction treatment, and recording the amplified or reduced voltage as U "cn(ii) a Wherein, Uan、Ubn、Ucn、U'an、U'bn、U'cn、U”an、U”bn、U”cn、Urefa、Urefb、UrefcAll units of (a) are volts;
step three: calculating a-phase residual voltage of the T-type three-level inverter and recording the a-phase residual voltage as Ucca,Ucca=Urefa-U”an(ii) a Then judges UccaIf the sampling voltage value is larger than +2 volts or smaller than-2 volts, judging that the a-phase circuit of the T-type three-level inverter fails, and then executing the step four; if not, judging that the a-phase circuit of the T-type three-level inverter has no fault, and then executing the step five; wherein, UccaThe unit of the sampling point is volt, and the sampling period is set to be T' and the number of the sampling points is Num in the process of acquiring the sampling voltage value;
step four: will UccaTaking the sampling time of the 1 st sampling voltage value which is greater than +2 volts or less than-2 volts as the starting time; then from UccaVoltage of one time period starting from the initial extraction time is recorded as U'cca(ii) a Then calculate U'ccaAverage value of and U'ccaThe difference between positive and negative peaks of (1) is correspondingly marked as Ua,aveAnd Ua,PN
Figure BDA0002034868830000041
Ua,PN=||Ua,pos|-|Ua,negL; then according to Ua,aveAnd Ua,PNDetermining whether an open-circuit fault occurs in an a-phase circuit of the T-type three-level inverter if the open-circuit fault occurs in the A-phase circuita,ave> 0 and Ua,PN>VthThen, the first IGBT S of the a phase in the T-type three-level inverter is determineda1An open-circuit fault occurs, and fault diagnosis is finished; if U isa,ave> 0 and Ua,PN<VthJudging the second insulated gate bipolar transistor S of the phase a in the T-type three-level invertera2An open-circuit fault occurs, and fault diagnosis is finished; if U isa,ave< 0 and Ua,PN>VthJudging the third insulated gate bipolar transistor S of the phase a in the T-type three-level invertera3An open-circuit fault occurs, and fault diagnosis is finished; if U isa,ave< 0 and Ua,PN<VthJudging the fourth insulated gate bipolar transistor S of the a phase in the T-type three-level invertera4An open-circuit fault occurs, and fault diagnosis is finished; wherein T ' represents a time period, and is the same as T ', U 'cca、Ua,ave、Ua,PN、Ua,pos、Ua,negThe unit of (a) is volt, t is a time integral variable, the symbol "|" is an absolute value symbol, Ua,posRepresents U'ccaPositive peak value of, Ua,negRepresents U'ccaNegative peak value of, VthFor a set voltage threshold, VthIn volts;
step five: calculating b-phase residual voltage of the T-type three-level inverter and recording as Uccb,Uccb=Urefb-U”bn(ii) a Then judges UccbIf the sampling voltage value is larger than +2 volts or smaller than-2 volts, judging that a b-phase circuit of the T-type three-level inverter fails, and executing a sixth step; if not, judging that the b-phase circuit of the T-type three-level inverter has no fault, and then executing the seventh step; wherein, UccbThe unit of the sampling point is volt, and the sampling period is set to be T' and the number of the sampling points is Num in the process of acquiring the sampling voltage value;
step six: will UccbTaking the sampling time of the 1 st sampling voltage value which is greater than +2 volts or less than-2 volts as the starting time; then from UccbVoltage of one time period starting from the initial extraction time is recorded as U'ccb(ii) a Then calculate U'ccbAverage value of and U'ccbThe difference between positive and negative peaks of (1) is correspondingly marked as Ub,aveAnd Ub,PN
Figure BDA0002034868830000042
Ub,PN=||Ub,pos|-|Ub,negL; then according to Ub,aveAnd Ub,PNDetermining whether an open-circuit fault occurs in a b-phase circuit of the T-type three-level inverter if the open-circuit fault occurs in the B-phase circuitb,ave> 0 and Ub,PN>VthThen, the first IGBT S of the b phase in the T-type three-level inverter is determinedb1An open-circuit fault occurs, and fault diagnosis is finished; if U isb,ave> 0 and Ub,PN<VthJudging the second insulated gate bipolar transistor S of the b phase in the T-type three-level inverterb2An open-circuit fault occurs, and fault diagnosis is finished; if U isb,ave< 0 and Ub,PN>VthJudging the third insulated gate bipolar transistor S of the b phase in the T-type three-level inverterb3An open-circuit fault occurs, and fault diagnosis is finished; if U isb,ave< 0 and Ub,PN<VthJudging the fourth insulated gate bipolar transistor S of the b phase in the T-type three-level inverterb4An open-circuit fault occurs, and fault diagnosis is finished; wherein T ' represents a time period, and is the same as T ', U 'ccb、Ub,ave、Ub,PN、Ub,pos、Ub,negThe unit of (a) is volt, t is a time integral variable, the symbol "|" is an absolute value symbol, Ub,posRepresents U'ccbPositive peak value of, Ub,negRepresents U'ccbNegative peak value of, VthFor a set voltage threshold, VthIn volts;
step seven: calculating c-phase residual voltage of the T-type three-level inverter and recording the c-phase residual voltage as Uccc,Uccc=Urefc-U”cn(ii) a Then judges UcccIf the sampling voltage value is larger than +2 volts or smaller than-2 volts, judging that the c-phase circuit of the T-type three-level inverter fails, and then executing the step eight; if not, judging that the c-phase circuit of the T-type three-level inverter has no fault, and then executing the step nine; wherein, UcccIn volts, to obtain the sampled powerSetting a sampling period as T' and the number of sampling points as Num in the process of pressure value;
step eight: will UcccTaking the sampling time of the 1 st sampling voltage value which is greater than +2 volts or less than-2 volts as the starting time; then from UcccVoltage of one time period starting from the initial extraction time is recorded as U'ccc(ii) a Then calculate U'cccAverage value of and U'cccThe difference between positive and negative peaks of (1) is correspondingly marked as Uc,aveAnd Uc,PN
Figure BDA0002034868830000051
Uc,PN=||Uc,pos|-|Uc,negL; then according to Uc,aveAnd Uc,PNDetermining whether an open-circuit fault occurs in a c-phase circuit of the T-type three-level inverter if the open-circuit fault occurs in the C-phase circuitc,ave> 0 and Uc,PN>VthThen, the first IGBT S of the c phase in the T-type three-level inverter is determinedc1An open-circuit fault occurs, and fault diagnosis is finished; if U isc,ave> 0 and Uc,PN<VthJudging the second insulated gate bipolar transistor S of the c phase in the T-type three-level inverterc2An open-circuit fault occurs, and fault diagnosis is finished; if U isc,ave< 0 and Uc,PN>VthJudging the third insulated gate bipolar transistor S of the c phase in the T-type three-level inverterc3An open-circuit fault occurs, and fault diagnosis is finished; if U isc,ave< 0 and Uc,PN<VthJudging the fourth insulated gate bipolar transistor S of the c phase in the T-type three-level inverterc4An open-circuit fault occurs, and fault diagnosis is finished; wherein T ' represents a time period, and is the same as T ', U 'ccc、Uc,ave、Uc,PN、Uc,pos、Uc,negThe unit of (a) is volt, t is a time integral variable, the symbol "|" is an absolute value symbol, Uc,posRepresents U'cccPositive peak value of, Uc,negRepresents U'cccNegative peak value of, VthFor a set voltage threshold, VthIn volts;
step nine: and continuing to carry out fault diagnosis on the T-type three-level inverter.
In the second step, the filtering method is a low-pass filtering method.
In the second step, the process of determining the scale of the enlarging or reducing process is as follows: under the condition that the T-type three-level inverter normally works, a-phase voltage, b-phase voltage and c-phase voltage under the normal work are obtained and are correspondingly marked as Unormal-an、Unormal-bnAnd Unormal-cn(ii) a Then put Unormal-anPeak value and U ofrefaIs U 'as the ratio of the peak value of'anScale up or down the process, will Unormal-bnPeak value and U ofrefbIs U 'as the ratio of the peak value of'bnScale up or down the process, will Unormal-cnPeak value and U ofrefcIs U 'as the ratio of the peak value of'cnScale up or down of the process; wherein, Unormal-an、Unormal-bnAnd Unormal-cnAll units of (a) are volts.
Compared with the prior art, the invention has the advantages that:
1) the method only needs to sample the three-phase voltage of the T-type three-level inverter, namely the a-phase voltage, the b-phase voltage and the c-phase voltage, then compares the reference voltage of each phase with the voltage obtained after the filtering processing and the amplification or reduction processing of the voltage of each phase to obtain the residual voltage, analyzes the residual voltage, and judges which specific device in the T-type three-level inverter has the open-circuit fault according to the analysis result.
2) The method only needs to add three voltage sensors when being realized, saves a large number of voltage and current sensors required by the traditional fault diagnosis method, and reduces the fault diagnosis cost.
3) The method is simple and easy to implement, and the fault diagnosis result can be obtained only by analyzing the residual voltage and calculating the average value and the positive and negative peak difference values of the residual voltage with variation in a time period.
Drawings
FIG. 1 is a main circuit of a T-type three-level inverter;
FIG. 2 is a block diagram of an overall implementation of the method of the present invention;
FIG. 3 is a signal diagram of the control system output of the T-type three-level inverter;
FIG. 4a shows a-phase reference voltage U of a T-type three-level inverter under normal operationrefaA waveform diagram of (a);
FIG. 4b shows the a-phase voltage U obtained from the T-type three-level inverter under normal operationanVoltage U after filtering and enlarging or reducing "anA waveform diagram of (a);
FIG. 4c shows the a-phase residual voltage U of the T-type three-level inverter under normal operationccaA waveform diagram of (a);
FIG. 5a shows the a-phase residual voltage U of a T-type three-level inverter with the 1 st open-circuit fault addedccaA waveform diagram of (a);
FIG. 5b shows the a-phase residual voltage U of the T-type three-level inverter with the 2 nd open-circuit fault addedccaA waveform diagram of (a);
FIG. 5c shows the a-phase residual voltage U of the T-type three-level inverter with the addition of the 3 rd open-circuit faultccaA waveform diagram of (a);
FIG. 5d shows the a-phase residual voltage U of the T-type three-level inverter with the 4 th open-circuit fault addedccaA waveform diagram of (a).
Detailed Description
The invention is described in further detail below with reference to the accompanying examples.
Fig. 1 shows a main circuit of a T-type three-level inverter, which comprises a first power switch S of phase aa1A second power switch device S of a phasea2A third power switch device S of a phasea3A phase fourth power switch device Sa4B phase first power switch device Sb1B phase second power switch device Sb2B phase third power switch device Sb3B phase fourth power switch device Sb4C-phase first power switch device Sc1C phase second power switch device Sc2C-phase third power switch device Sc3C-phase fourth power switch device Sc4The phase voltage of a is Uan(voltage between point a and point n in FIG. 1), and the phase b voltage is Ubn(voltage between point b and point n in FIG. 1), and the phase voltage of c is Ucn(voltage between point c and point n in FIG. 1); the 12 power switch devices are all insulated gate bipolar transistors. If S in the main circuit shown in FIG. 1a1、Sa2、Sa3、Sa4、Sb1、Sb2、Sb3、Sb4、Sc1、Sc2、Sc3、Sc4If any one of the power switching devices has an open-circuit fault, the fault is one fault type, and there are 12 fault types, and no matter which fault type occurs, the main circuit cannot normally work.
The invention provides a fault diagnosis method for a T-type three-level inverter based on phase voltage residual errors, which is generally realized as shown in a block diagram in figure 2 and comprises the following steps:
the method comprises the following steps: a T-shaped three-level inverter is built by adopting the existing components, as shown in figure 1, the T-shaped three-level inverter can work normally or is a T-shaped three-level inverter added with an open-circuit fault; the added open-circuit fault is one of 12 open-circuit faults, and the 1 st to 12 th open-circuit faults correspond to the first insulated gate bipolar transistor S of the a-phasea1A second insulated gate bipolar transistor S of phase aa2A third insulated gate bipolar transistor S of a phasea3And a phase fourth insulated gate bipolar transistor Sa4B phase first insulated gate bipolar transistor Sb1B phase second insulated gate bipolar transistor Sb2B phase third insulated gate bipolar transistor Sb3Fourth insulation of phase bGate bipolar transistor Sb4C-phase first insulated gate bipolar transistor Sc1C-phase second insulated gate bipolar transistor Sc2C-phase third insulated gate bipolar transistor Sc3C-phase fourth insulated gate bipolar transistor Sc4An open circuit fault occurs.
Step two: obtaining a-phase voltage, b-phase voltage and c-phase voltage of the T-type three-level inverter, and correspondingly marking the voltage as Uan、UbnAnd Ucn(ii) a Then to UanThe voltage after the high-frequency noise removal was recorded as "U'an(ii) a Likewise, for UbnThe voltage after the high-frequency noise removal was recorded as "U'bn(ii) a To UcnThe voltage after the high-frequency noise removal was recorded as "U'cn(ii) a Then using a phase reference voltage UrefaFor reference, to U'anPerforming amplification or reduction treatment, and recording the amplified or reduced voltage as U "an(ii) a Similarly, reference voltage U is referred to as phase brefbFor reference, to U'bnPerforming amplification or reduction treatment, and recording the amplified or reduced voltage as U "bn(ii) a With reference voltage U of phase crefcFor reference, to U'cnPerforming amplification or reduction treatment, and recording the amplified or reduced voltage as U "cn(ii) a Wherein, Uan、Ubn、Ucn、U'an、U'bn、U'cn、U”an、U”bn、U”cn、Urefa、Urefb、UrefcAll units of (a) are volts.
Here, Urefa、Urefb、UrefcGiven by the DSP control system. FIG. 3 shows a control system of a T-type three-level inverter, wherein the T-type three-level inverter is controlled by a DSP control system, the DSP control system provides various control signals for normal operation of the T-type three-level inverter, and Urefa、Urefb、UrefcDirectly output by a DSP control system, Uan、UbnAnd UcnDivided by three voltage sensorsRespectively obtained from the three-phase load of the T-shaped three-level inverter.
In this embodiment, in the second step, the filtering method is a low-pass filtering method; the scale of the enlargement or reduction process is determined by: under the condition that the T-type three-level inverter normally works, a-phase voltage, b-phase voltage and c-phase voltage under the normal work are obtained and are correspondingly marked as Unormal-an、Unormal-bnAnd Unormal-cn(ii) a Then put Unormal-anPeak value and U ofrefaIs U 'as the ratio of the peak value of'anScale up or down the process, will Unormal-bnPeak value and U ofrefbIs U 'as the ratio of the peak value of'bnScale up or down the process, will Unormal-cnPeak value and U ofrefcIs U 'as the ratio of the peak value of'cnScale up or down of the process; wherein, Unormal-an、Unormal-bnAnd Unormal-cnAll units of (a) are volts.
Step three: calculating a-phase residual voltage of the T-type three-level inverter and recording the a-phase residual voltage as Ucca,Ucca=Urefa-U”an(ii) a Then judges UccaIf the sampling voltage value is larger than +2 volts or smaller than-2 volts, judging that the a-phase circuit of the T-type three-level inverter fails, and then executing the step four; if not, judging that the a-phase circuit of the T-type three-level inverter has no fault, and then executing the step five; wherein, UccaThe unit of (a) is volt, the sampling period is set to T 'and the number of sampling points is Num in the process of acquiring the sampling voltage value, and in this embodiment, T' is 20 milliseconds, and Num is 1000.
FIG. 4a shows a-phase reference voltage U of a T-type three-level inverter under normal operationrefaFig. 4b shows the a-phase voltage U obtained from the T-type three-level inverter under normal operationanVoltage U after filtering and enlarging or reducing "anFig. 4c shows the a-phase residual voltage U of the T-type three-level inverter under normal operationccaA waveform diagram of (a). As can be seen from fig. 4c, when the T-type three-level inverter is normalIn operation, a phase residual voltage UccaAlmost equal to 0, there is no sampled voltage value greater than +2 volts or less than-2 volts, and therefore it is determined that the a-phase circuit of the T-type three-level inverter has not failed.
Fig. 5a shows the a-phase residual voltage U of a T-type three-level inverter to which the 1 st open-circuit fault has been addedccaFig. 5b shows the a-phase residual voltage U of a T-type three-level inverter to which the 2 nd open-circuit fault has been addedccaFig. 5c shows the a-phase residual voltage U of a T-type three-level inverter to which the 3 rd open-circuit fault has been addedccaFig. 5d shows the a-phase residual voltage U of a T-type three-level inverter to which the 4 th open-circuit fault has been addedccaA waveform diagram of (a). As can be seen from fig. 5a to 5d, there are sample voltage values greater than +2 volts or less than-2 volts, and thus it is determined that the a-phase circuit of the T-type three-level inverter has failed.
Step four: will UccaTaking the sampling time of the 1 st sampling voltage value which is greater than +2 volts or less than-2 volts as the starting time; then from UccaVoltage of one time period starting from the initial extraction time is recorded as U'cca(ii) a Then calculate U'ccaAverage value of and U'ccaThe difference between positive and negative peaks of (1) is correspondingly marked as Ua,aveAnd Ua,PN
Figure BDA0002034868830000101
Ua,PN=||Ua,pos|-|Ua,negL; then according to Ua,aveAnd Ua,PNDetermining whether an open-circuit fault occurs in an a-phase circuit of the T-type three-level inverter if the open-circuit fault occurs in the A-phase circuita,ave> 0 and Ua,PN>VthThen, the first IGBT S of the a phase in the T-type three-level inverter is determineda1An open-circuit fault occurs, and fault diagnosis is finished; if U isa,ave> 0 and Ua,PN<VthJudging the second insulated gate bipolar transistor S of the phase a in the T-type three-level invertera2An open-circuit fault occurs, and fault diagnosis is finished; if U isa,ave< 0 and Ua,PN>VthJudging the third insulated gate bipolar transistor S of the phase a in the T-type three-level invertera3An open-circuit fault occurs, and fault diagnosis is finished; if U isa,ave< 0 and Ua,PN<VthJudging the fourth insulated gate bipolar transistor S of the a phase in the T-type three-level invertera4An open-circuit fault occurs, and fault diagnosis is finished; wherein T ' represents a time period, and is the same as T ', U 'cca、Ua,ave、Ua,PN、Ua,pos、Ua,negThe unit of (a) is volt, t is a time integral variable, the symbol "|" is an absolute value symbol, Ua,posRepresents U'ccaPositive peak value of, Ua,negRepresents U'ccaNegative peak value of, VthFor a set voltage threshold, VthIn volts, in this example, Vth2.5 volts.
Step five: calculating b-phase residual voltage of the T-type three-level inverter and recording as Uccb,Uccb=Urefb-U”bn(ii) a Then judges UccbIf the sampling voltage value is larger than +2 volts or smaller than-2 volts, judging that a b-phase circuit of the T-type three-level inverter fails, and executing a sixth step; if not, judging that the b-phase circuit of the T-type three-level inverter has no fault, and then executing the seventh step; wherein, UccbThe unit of (a) is volt, the sampling period is set to T 'and the number of sampling points is Num in the process of acquiring the sampling voltage value, and in this embodiment, T' is 20 milliseconds, and Num is 1000.
Step six: will UccbTaking the sampling time of the 1 st sampling voltage value which is greater than +2 volts or less than-2 volts as the starting time; then from UccbVoltage of one time period starting from the initial extraction time is recorded as U'ccb(ii) a Then calculate U'ccbAverage value of and U'ccbThe difference between positive and negative peaks of (1) is correspondingly marked as Ub,aveAnd Ub,PN
Figure BDA0002034868830000111
Ub,PN=||Ub,pos|-|Ub,negL; then according to Ub,aveAnd Ub,PNDetermining whether an open-circuit fault occurs in a b-phase circuit of the T-type three-level inverter if the open-circuit fault occurs in the B-phase circuitb,ave> 0 and Ub,PN>VthThen, the first IGBT S of the b phase in the T-type three-level inverter is determinedb1An open-circuit fault occurs, and fault diagnosis is finished; if U isb,ave> 0 and Ub,PN<VthJudging the second insulated gate bipolar transistor S of the b phase in the T-type three-level inverterb2An open-circuit fault occurs, and fault diagnosis is finished; if U isb,ave< 0 and Ub,PN>VthJudging the third insulated gate bipolar transistor S of the b phase in the T-type three-level inverterb3An open-circuit fault occurs, and fault diagnosis is finished; if U isb,ave< 0 and Ub,PN<VthJudging the fourth insulated gate bipolar transistor S of the b phase in the T-type three-level inverterb4An open-circuit fault occurs, and fault diagnosis is finished; wherein T ' represents a time period, and is the same as T ', U 'ccb、Ub,ave、Ub,PN、Ub,pos、Ub,negThe unit of (a) is volt, t is a time integral variable, the symbol "|" is an absolute value symbol, Ub,posRepresents U'ccbPositive peak value of, Ub,negRepresents U'ccbNegative peak value of, VthFor a set voltage threshold, VthIn volts, in this example, Vth2.5 volts.
Step seven: calculating c-phase residual voltage of the T-type three-level inverter and recording the c-phase residual voltage as Uccc,Uccc=Urefc-U”cn(ii) a Then judges UcccIf the sampling voltage value is larger than +2 volts or smaller than-2 volts, judging that the c-phase circuit of the T-type three-level inverter fails, and then executing the step eight; if not, judging that the c-phase circuit of the T-type three-level inverter has no fault, and then executing the step nine; wherein, UcccThe unit of (a) is volt, the sampling period is set to be T 'and the number of sampling points is Num in the process of acquiring the sampling voltage value, and T' is taken in the embodiment20 ms, get Num 1000.
Step eight: will UcccTaking the sampling time of the 1 st sampling voltage value which is greater than +2 volts or less than-2 volts as the starting time; then from UcccVoltage of one time period starting from the initial extraction time is recorded as U'ccc(ii) a Then calculate U'cccAverage value of and U'cccThe difference between positive and negative peaks of (1) is correspondingly marked as Uc,aveAnd Uc,PN
Figure BDA0002034868830000121
Uc,PN=||Uc,pos|-|Uc,negL; then according to Uc,aveAnd Uc,PNDetermining whether an open-circuit fault occurs in a c-phase circuit of the T-type three-level inverter if the open-circuit fault occurs in the C-phase circuitc,ave> 0 and Uc,PN>VthThen, the first IGBT S of the c phase in the T-type three-level inverter is determinedc1An open-circuit fault occurs, and fault diagnosis is finished; if U isc,ave> 0 and Uc,PN<VthJudging the second insulated gate bipolar transistor S of the c phase in the T-type three-level inverterc2An open-circuit fault occurs, and fault diagnosis is finished; if U isc,ave< 0 and Uc,PN>VthJudging the third insulated gate bipolar transistor S of the c phase in the T-type three-level inverterc3An open-circuit fault occurs, and fault diagnosis is finished; if U isc,ave< 0 and Uc,PN<VthJudging the fourth insulated gate bipolar transistor S of the c phase in the T-type three-level inverterc4An open-circuit fault occurs, and fault diagnosis is finished; wherein T ' represents a time period, and is the same as T ', U 'ccc、Uc,ave、Uc,PN、Uc,pos、Uc,negThe unit of (a) is volt, t is a time integral variable, the symbol "|" is an absolute value symbol, Uc,posRepresents U'cccPositive peak value of, Uc,negRepresents U'cccNegative peak value of, VthFor a set voltage threshold, VthIn volts, in this example, Vth2.5 volts.
Step nine: and continuing to carry out fault diagnosis on the T-type three-level inverter.

Claims (3)

1. A T-type three-level inverter fault diagnosis method based on phase voltage residual errors is characterized by comprising the following steps:
the method comprises the following steps: building a T-type three-level inverter, wherein the T-type three-level inverter can work normally or is a T-type three-level inverter added with an open-circuit fault; the added open-circuit fault is one of 12 open-circuit faults, and the 1 st to 12 th open-circuit faults correspond to the first insulated gate bipolar transistor S of the a-phasea1A second insulated gate bipolar transistor S of phase aa2A third insulated gate bipolar transistor S of a phasea3And a phase fourth insulated gate bipolar transistor Sa4B phase first insulated gate bipolar transistor Sb1B phase second insulated gate bipolar transistor Sb2B phase third insulated gate bipolar transistor Sb3B phase fourth insulated gate bipolar transistor Sb4C-phase first insulated gate bipolar transistor Sc1C-phase second insulated gate bipolar transistor Sc2C-phase third insulated gate bipolar transistor Sc3C-phase fourth insulated gate bipolar transistor Sc4An open circuit failure of any one of the transistors;
step two: obtaining a-phase voltage, b-phase voltage and c-phase voltage of the T-type three-level inverter, and correspondingly marking the voltage as Uan、UbnAnd Ucn(ii) a Then to UanThe voltage after the high-frequency noise removal was recorded as "U'an(ii) a Likewise, for UbnThe voltage after the high-frequency noise removal was recorded as "U'bn(ii) a To UcnThe voltage after the high-frequency noise removal was recorded as "U'cn(ii) a Then using a phase reference voltage UrefaFor reference, to U'anPerforming amplification or reduction treatment, and recording the amplified or reduced voltage as U "an(ii) a Similarly, reference voltage U is referred to as phase brefbFor reference, to U'bnPerforming amplification or reduction treatment, and recording the amplified or reduced voltage as U "bn(ii) a With reference voltage U of phase crefcFor reference, to U'cnPerforming amplification or reduction treatment, and recording the amplified or reduced voltage as U "cn(ii) a Wherein, Uan、Ubn、Ucn、U'an、U'bn、U'cn、U”an、U”bn、U”cn、Urefa、Urefb、UrefcAll units of (a) are volts;
step three: calculating a-phase residual voltage of the T-type three-level inverter and recording the a-phase residual voltage as Ucca,Ucca=Urefa-U”an(ii) a Then judges UccaIf the sampling voltage value is larger than +2 volts or smaller than-2 volts, judging that the a-phase circuit of the T-type three-level inverter fails, and then executing the step four; if not, judging that the a-phase circuit of the T-type three-level inverter has no fault, and then executing the step five; wherein, UccaThe unit of the sampling point is volt, and the sampling period is set to be T' and the number of the sampling points is Num in the process of acquiring the sampling voltage value;
step four: will UccaTaking the sampling time of the 1 st sampling voltage value which is greater than +2 volts or less than-2 volts as the starting time; then from UccaVoltage of one time period starting from the initial extraction time is recorded as U'cca(ii) a Then calculate U'ccaAverage value of and U'ccaThe difference between positive and negative peaks of (1) is correspondingly marked as Ua,aveAnd Ua,PN
Figure FDA0002759611470000021
Ua,PN=||Ua,pos|-|Ua,negL; then according to Ua,aveAnd Ua,PNDetermining whether an open-circuit fault occurs in an a-phase circuit of the T-type three-level inverter if the open-circuit fault occurs in the A-phase circuita,ave> 0 and Ua,PN>VthThen, the first phase of a phase in the T-type three-level inverter is determinedInsulated gate bipolar transistor Sa1An open-circuit fault occurs, and fault diagnosis is finished; if U isa,ave> 0 and Ua,PN<VthJudging the second insulated gate bipolar transistor S of the phase a in the T-type three-level invertera2An open-circuit fault occurs, and fault diagnosis is finished; if U isa,ave< 0 and Ua,PN>VthJudging the third insulated gate bipolar transistor S of the phase a in the T-type three-level invertera3An open-circuit fault occurs, and fault diagnosis is finished; if U isa,ave< 0 and Ua,PN<VthJudging the fourth insulated gate bipolar transistor S of the a phase in the T-type three-level invertera4An open-circuit fault occurs, and fault diagnosis is finished; wherein T ' represents a time period, and is the same as T ', U 'cca、Ua,ave、Ua,PN、Ua,pos、Ua,negThe unit of (a) is volt, t is a time integral variable, the symbol "|" is an absolute value symbol, Ua,posRepresents U'ccaPositive peak value of, Ua,negRepresents U'ccaNegative peak value of, VthFor a set voltage threshold, VthIn volts;
step five: calculating b-phase residual voltage of the T-type three-level inverter and recording as Uccb,Uccb=Urefb-U”bn(ii) a Then judges UccbIf the sampling voltage value is larger than +2 volts or smaller than-2 volts, judging that a b-phase circuit of the T-type three-level inverter fails, and executing a sixth step; if not, judging that the b-phase circuit of the T-type three-level inverter has no fault, and then executing the seventh step; wherein, UccbThe unit of the sampling point is volt, and the sampling period is set to be T' and the number of the sampling points is Num in the process of acquiring the sampling voltage value;
step six: will UccbTaking the sampling time of the 1 st sampling voltage value which is greater than +2 volts or less than-2 volts as the starting time; then from UccbVoltage of one time period starting from the initial extraction time is recorded as U'ccb(ii) a Then calculate U'ccbAverage value of and U'ccbPositive and negative peak difference of (2), pairShould be noted as Ub,aveAnd Ub,PN
Figure FDA0002759611470000031
Ub,PN=||Ub,pos|-|Ub,negL; then according to Ub,aveAnd Ub,PNDetermining whether an open-circuit fault occurs in a b-phase circuit of the T-type three-level inverter if the open-circuit fault occurs in the B-phase circuitb,ave> 0 and Ub,PN>VthThen, the first IGBT S of the b phase in the T-type three-level inverter is determinedb1An open-circuit fault occurs, and fault diagnosis is finished; if U isb,ave> 0 and Ub,PN<VthJudging the second insulated gate bipolar transistor S of the b phase in the T-type three-level inverterb2An open-circuit fault occurs, and fault diagnosis is finished; if U isb,ave< 0 and Ub,PN>VthJudging the third insulated gate bipolar transistor S of the b phase in the T-type three-level inverterb3An open-circuit fault occurs, and fault diagnosis is finished; if U isb,ave< 0 and Ub,PN<VthJudging the fourth insulated gate bipolar transistor S of the b phase in the T-type three-level inverterb4An open-circuit fault occurs, and fault diagnosis is finished; wherein T ' represents a time period, and is the same as T ', U 'ccb、Ub,ave、Ub,PN、Ub,pos、Ub,negThe unit of (a) is volt, t is a time integral variable, the symbol "|" is an absolute value symbol, Ub,posRepresents U'ccbPositive peak value of, Ub,negRepresents U'ccbNegative peak value of, VthFor a set voltage threshold, VthIn volts;
step seven: calculating c-phase residual voltage of the T-type three-level inverter and recording the c-phase residual voltage as Uccc,Uccc=Urefc-U”cn(ii) a Then judges UcccIf the sampling voltage value is larger than +2 volts or smaller than-2 volts, judging that the c-phase circuit of the T-type three-level inverter fails, and then executing the step eight; if not, the c-phase circuit of the T-type three-level inverter is judged not to be availableIf the fault occurs, executing the step nine; wherein, UcccThe unit of the sampling point is volt, and the sampling period is set to be T' and the number of the sampling points is Num in the process of acquiring the sampling voltage value;
step eight: will UcccTaking the sampling time of the 1 st sampling voltage value which is greater than +2 volts or less than-2 volts as the starting time; then from UcccVoltage of one time period starting from the initial extraction time is recorded as U'ccc(ii) a Then calculate U'cccAverage value of and U'cccThe difference between positive and negative peaks of (1) is correspondingly marked as Uc,aveAnd Uc,PN
Figure FDA0002759611470000032
Uc,PN=||Uc,pos|-|Uc,negL; then according to Uc,aveAnd Uc,PNDetermining whether an open-circuit fault occurs in a c-phase circuit of the T-type three-level inverter if the open-circuit fault occurs in the C-phase circuitc,ave> 0 and Uc,PN>VthThen, the first IGBT S of the c phase in the T-type three-level inverter is determinedc1An open-circuit fault occurs, and fault diagnosis is finished; if U isc,ave> 0 and Uc,PN<VthJudging the second insulated gate bipolar transistor S of the c phase in the T-type three-level inverterc2An open-circuit fault occurs, and fault diagnosis is finished; if U isc,ave< 0 and Uc,PN>VthJudging the third insulated gate bipolar transistor S of the c phase in the T-type three-level inverterc3An open-circuit fault occurs, and fault diagnosis is finished; if U isc,ave< 0 and Uc,PN<VthJudging the fourth insulated gate bipolar transistor S of the c phase in the T-type three-level inverterc4An open-circuit fault occurs, and fault diagnosis is finished; wherein T ' represents a time period, and is the same as T ', U 'ccc、Uc,ave、Uc,PN、Uc,pos、Uc,negThe unit of (a) is volt, t is a time integral variable, the symbol "|" is an absolute value symbol, Uc,posRepresents U'cccPositive peak value of, Uc,negRepresents U'cccIs negativePeak value, VthFor a set voltage threshold, VthIn volts;
step nine: and continuing to carry out fault diagnosis on the T-type three-level inverter.
2. The method for diagnosing the fault of the T-type three-level inverter based on the phase voltage residual errors according to claim 1, wherein in the second step, the filtering method is a low-pass filtering method.
3. The method for diagnosing the fault of the T-type three-level inverter based on the phase voltage residuals according to claim 1 or 2, wherein in the step two, the scaling up or scaling down process is determined by: under the condition that the T-type three-level inverter normally works, a-phase voltage, b-phase voltage and c-phase voltage under the normal work are obtained and are correspondingly marked as Unormal-an、Unormal-bnAnd Unormal-cn(ii) a Then put Unormal-anPeak value and U ofrefaIs U 'as the ratio of the peak value of'anScale up or down the process, will Unormal-bnPeak value and U ofrefbIs U 'as the ratio of the peak value of'bnScale up or down the process, will Unormal-cnPeak value and U ofrefcIs U 'as the ratio of the peak value of'cnScale up or down of the process; wherein, Unormal-an、Unormal-bnAnd Unormal-cnAll units of (a) are volts.
CN201910321522.4A 2019-04-22 2019-04-22 Fault diagnosis method for T-type three-level inverter based on phase voltage residual errors Active CN110058111B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910321522.4A CN110058111B (en) 2019-04-22 2019-04-22 Fault diagnosis method for T-type three-level inverter based on phase voltage residual errors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910321522.4A CN110058111B (en) 2019-04-22 2019-04-22 Fault diagnosis method for T-type three-level inverter based on phase voltage residual errors

Publications (2)

Publication Number Publication Date
CN110058111A CN110058111A (en) 2019-07-26
CN110058111B true CN110058111B (en) 2021-01-15

Family

ID=67319945

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910321522.4A Active CN110058111B (en) 2019-04-22 2019-04-22 Fault diagnosis method for T-type three-level inverter based on phase voltage residual errors

Country Status (1)

Country Link
CN (1) CN110058111B (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110518820B (en) * 2019-08-08 2024-02-27 华侨大学 Fault-tolerant control method and system for open-circuit faults of T-type three-level inverter
CN110687479B (en) * 2019-10-22 2020-10-02 华中科技大学 Real-time detection method for open-circuit fault of T-type three-phase four-wire rectifier
CN112861340B (en) * 2021-02-04 2022-02-25 徐州上若科技有限公司 T-type three-level APF fault diagnosis method based on voltage and current residual method
CN113138354B (en) * 2021-04-15 2023-02-10 广东友电新能源科技有限公司 Self-checking method and system of I-type three-level inverter
CN113419155B (en) * 2021-06-11 2022-06-21 合肥工业大学 IGBT module on-line monitoring system and method
CN114062883B (en) * 2021-11-15 2022-11-04 武汉大学 IGBT open-circuit fault diagnosis method and system for T-type three-level inverter

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101753044A (en) * 2010-01-26 2010-06-23 北方工业大学 Three-level midpoint potential balance control method based on zero-sequence voltage injection
WO2013017390A2 (en) * 2011-07-29 2013-02-07 Zf Lenksysteme Gmbh Method and apparatus for protection time compensation
CN105095566A (en) * 2015-06-29 2015-11-25 南京航空航天大学 Inverter fault diagnosis method based on wavelet analysis and SVM
EP3078977A1 (en) * 2015-04-09 2016-10-12 LSIS Co., Ltd. Method for detecting ground fault in inverter
CN107656184A (en) * 2017-09-01 2018-02-02 东南大学 A kind of switching tube method for diagnosing faults of NPC three-level current transformers
CN108229544A (en) * 2017-12-22 2018-06-29 南昌大学 A kind of NPC three-level photovoltaic inverters open fault diagnostic method
CN208190525U (en) * 2018-05-23 2018-12-04 广州大学 A kind of source Z T-type three-level inverter based on coupling inductance
CN109031011A (en) * 2018-05-07 2018-12-18 浙江万里学院 The open-circuit fault diagnostic method of multi-electrical level inverter based on phase voltage histogram
CN208520978U (en) * 2018-08-09 2019-02-19 西南交通大学 A kind of trouble-shooter of three level Cascade H-Bridge Inverters
CN109406935A (en) * 2018-12-12 2019-03-01 中南大学 A kind of open-circuit fault diagnostic method and system for current transformer

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101753044A (en) * 2010-01-26 2010-06-23 北方工业大学 Three-level midpoint potential balance control method based on zero-sequence voltage injection
WO2013017390A2 (en) * 2011-07-29 2013-02-07 Zf Lenksysteme Gmbh Method and apparatus for protection time compensation
EP3078977A1 (en) * 2015-04-09 2016-10-12 LSIS Co., Ltd. Method for detecting ground fault in inverter
CN105095566A (en) * 2015-06-29 2015-11-25 南京航空航天大学 Inverter fault diagnosis method based on wavelet analysis and SVM
CN107656184A (en) * 2017-09-01 2018-02-02 东南大学 A kind of switching tube method for diagnosing faults of NPC three-level current transformers
CN108229544A (en) * 2017-12-22 2018-06-29 南昌大学 A kind of NPC three-level photovoltaic inverters open fault diagnostic method
CN109031011A (en) * 2018-05-07 2018-12-18 浙江万里学院 The open-circuit fault diagnostic method of multi-electrical level inverter based on phase voltage histogram
CN208190525U (en) * 2018-05-23 2018-12-04 广州大学 A kind of source Z T-type three-level inverter based on coupling inductance
CN208520978U (en) * 2018-08-09 2019-02-19 西南交通大学 A kind of trouble-shooter of three level Cascade H-Bridge Inverters
CN109406935A (en) * 2018-12-12 2019-03-01 中南大学 A kind of open-circuit fault diagnostic method and system for current transformer

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
Fault Detection and Diagnosis in a PV Grid-Connected T-Type Three Level Inverter;V.Fennao Pires等;《2015 International Conference on Renewable Energy Research and Applications》;20160225;全文 *
Multiple Device Open Circuit Fault Diagnosis for T-Type Multilevel Inverters;Ali Topcu等;《IEEE Energy Conversion Congress and Exposition》;20181206;全文 *
NPC型三电平逆变器的故障诊断与容错控制研究;方舒;《中国优秀硕士学位论文全文数据库 工程科技Ⅱ辑》;20190115;第2019卷(第1期);全文 *
Open-circuit fault diagnosis method for the T-type inverter based on analysis of the switched bridge voltage;Danjiang Chen等;《IET Power Electronics》;20190211;第12卷(第2期);全文 *
T型三电平逆变器开路故障容错控制研究;周朋飞等;《电力电子技术》;20180220;第52卷(第2期);全文 *
基于波形实时分析的动车组三电平逆变器故障诊断技术;陈丹江等;《电工技术学报》;20140626;第29卷(第6期);全文 *

Also Published As

Publication number Publication date
CN110058111A (en) 2019-07-26

Similar Documents

Publication Publication Date Title
CN110058111B (en) Fault diagnosis method for T-type three-level inverter based on phase voltage residual errors
Xu et al. A simultaneous diagnosis method for power switch and current sensor faults in grid-connected three-level NPC inverters
CN109375029B (en) Open-circuit fault diagnosis method and system for switching device of two-level converter system
Huang et al. Multiple open-circuit fault diagnosis based on multistate data processing and subsection fluctuation analysis for photovoltaic inverter
WO2021184820A1 (en) Two-level three-phase voltage source inverter bridge arm open-circuit fault diagnosis method
CN103856093B (en) Inverter Dead-time time removing method and device
CN111562517B (en) NPC three-level inverter switching tube open-circuit fault diagnosis method
Liang et al. Single-switch open-circuit diagnosis method based on average voltage vector for three-level T-type inverter
CN103344866A (en) Open-circuit fault diagnosis method of current transformer of permanent-magnet direct-drive type wind power generation system
Shen et al. Current reconstruction of three-phase voltage source inverters considering current ripple
CN110609194B (en) Three-phase rectifier open-circuit fault diagnosis method based on voltage space vector
CN111948574B (en) Method for quickly positioning open-circuit fault of inverter
CN113238170B (en) Inverter open-circuit fault on-line diagnosis method for motor control
CN103488238A (en) Adaptive variable-step MPPT (maximum power point tracking) control method for coping with quick change of illumination intensity
Sui et al. The post-fault current model of voltage source converter and its application in fault diagnosis
CN110618394A (en) Fault diagnosis method for photovoltaic microgrid direct current and alternating current converter power supply based on current average value
Zhang et al. A robust open-circuit fault diagnosis method for three-level t-type inverters based on phase voltage vector residual under modulation mode switching
CN114441958A (en) IGBT open-circuit fault diagnosis method for permanent magnet synchronous motor driver
Trabelsi et al. High performance single and multiple faults diagnosis in voltage source inverter fed induction motor drives
CN112285607A (en) Single-tube open-circuit fault diagnosis method of open-winding electric drive system based on predictive control
Li et al. An IGBT open-circuit fault diagnosis method for grid-tied T-type three-level inverters
CN112731103B (en) Fault diagnosis method for two-stage matrix converter
CN114172443B (en) Permanent magnet motor driving system current sensor fault online diagnosis method
CN115097184A (en) Current signal analysis method based on threshold-free recursion graph and convolutional neural network
CN109031011A (en) The open-circuit fault diagnostic method of multi-electrical level inverter based on phase voltage histogram

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20230529

Address after: 230000 Room 203, building 2, phase I, e-commerce Park, Jinggang Road, Shushan Economic Development Zone, Hefei City, Anhui Province

Patentee after: Hefei Jiuzhou Longteng scientific and technological achievement transformation Co.,Ltd.

Address before: 315100, Qian 8, Yinzhou District, Ningbo, Zhejiang, Hunan Road

Patentee before: ZHEJIANG WANLI University