CN109901664A - Method, apparatus, system, equipment and the readable storage medium storing program for executing of clock signal are provided - Google Patents
Method, apparatus, system, equipment and the readable storage medium storing program for executing of clock signal are provided Download PDFInfo
- Publication number
- CN109901664A CN109901664A CN201910145489.4A CN201910145489A CN109901664A CN 109901664 A CN109901664 A CN 109901664A CN 201910145489 A CN201910145489 A CN 201910145489A CN 109901664 A CN109901664 A CN 109901664A
- Authority
- CN
- China
- Prior art keywords
- clock
- target
- fundamental frequency
- frequency signal
- peripheral
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Information Transfer Systems (AREA)
Abstract
The method of clock signal is provided the invention discloses a kind of, method includes the following steps: carrying out status monitoring to Peripheral Interface；After monitoring Peripheral Interface access target peripheral, fundamental frequency signal feature needed for target peripheral is determined；Using the corresponding relationship of clock and fundamental frequency signal feature, the target clock with target fundamental frequency signal characteristic matching is selected from independent clock and system master clock；The communication link between target clock and Peripheral Interface is connected, and provides fundamental frequency signal to target peripheral using target clock.The method increase the versatilities of Peripheral Interface, and peripheral hardware can not be worked or be damaged caused by further can avoid there is a situation where accessing wrong interface because of external equipment.Device, system, equipment and the readable storage medium storing program for executing of clock signal are provided the invention also discloses a kind of, there is corresponding technical effect.
Description
Technical field
The present invention relates to fields of communication technology, more particularly to a kind of method, apparatus for providing clock signal, system, set
Standby and readable storage medium storing program for executing.
Background technique
Currently, the trend higher and higher to server system rate request, i.e., also more next to the requirement of conversion speed
It is higher.And signal processing be unable to do without fundamental frequency signal, when fundamental frequency is all configured in computer system, especially server system at present
Bell structure.
By additional base frequency clock (i.e. independent clock) generate chip add more fundamental frequencies can be provided in systems when
The selection of clock frequency, while being also not necessarily intended to provide clock signal by system master clock, save connecing on server system
Mouth and cable amount allow the framework of base frequency clock to have more evolutions.A usual Peripheral Interface is connected with a clock, i.e., and one
The fundamental frequency signal that a Peripheral Interface can be provided is only clock signal caused by connected clock.Each peripheral hardware connects
The difference for the clock signal that can be provided between mouthful by the clock of connection, also to the certain restriction and requirement of being externally provided with of grafting, one
Denier incorrect link, often will appear peripheral hardware can not work normally, or even will appear the case where peripheral hardware damages.
It is current those skilled in the art in conclusion how to efficiently solve the problems such as improving Peripheral Interface versatility
Technical problem urgently to be solved.
Summary of the invention
Method, apparatus, equipment and the readable storage medium storing program for executing of clock signal are provided the object of the present invention is to provide a kind of, to mention
High Peripheral Interface versatility.
In order to solve the above technical problems, the invention provides the following technical scheme:
A method of clock signal is provided, comprising:
Status monitoring is carried out to Peripheral Interface；
After monitoring the Peripheral Interface access target peripheral, fundamental frequency signal feature needed for determining the target peripheral；
Using the corresponding relationship of clock and fundamental frequency signal feature, selected from independent clock and system master clock and the mesh
Mark the target clock of fundamental frequency signal characteristic matching；
Connect the communication link between the target clock and the Peripheral Interface, and using the target clock to described
Target peripheral provides fundamental frequency signal.
Preferably, the communication link between the target clock and the Peripheral Interface is connected, comprising:
The control signal for connecting the target clock and the Peripheral Interface is issued, to exchanger to connect the communication chain
Road；Wherein, the system master clock, the independent clock and the Peripheral Interface are connected with the exchanger respectively.
Preferably, fundamental frequency signal feature needed for determining the target peripheral, comprising:
Obtain the facility information that the target peripheral is fed back when running driver；
The fundamental frequency signal feature is determined using the facility information.
Preferably, when the fundamental frequency signal feature is frequency, determine that the fundamental frequency signal is special using the facility information
Sign, comprising:
The frequency parameter that fundamental frequency signal is read from the facility information, using the frequency parameter as the fundamental frequency signal
Feature.
Preferably, when the fundamental frequency signal feature is frequency, determine that the fundamental frequency signal is special using the facility information
Sign, comprising:
Device model is read from the facility information, using the corresponding relationship of device model and frequency parameter, determines frequency
Rate parameter.
It is preferably, described that status monitoring is carried out to Peripheral Interface when the Peripheral Interface is PCIe Slot, comprising:
Status monitoring is carried out to the PCIe Slot using PCIe protocol.
It is a kind of that the device of clock signal is provided, comprising:
State monitoring module, for carrying out status monitoring to Peripheral Interface；
Fundamental frequency signal characteristic determination module, described in determining after monitoring the Peripheral Interface access target peripheral
Fundamental frequency signal feature needed for target peripheral；
Target clock selecting module, for using clock and fundamental frequency signal feature corresponding relationship, from independent clock and be
The target clock with the target fundamental frequency signal characteristic matching is selected in system master clock；
Fundamental frequency signal offer module, the communication link for connecting between the target clock and the Peripheral Interface, and
Fundamental frequency signal is provided to the target peripheral using the target clock.
It is a kind of that the system of clock signal is provided, comprising:
System master clock, independent clock, exchanger, Peripheral Interface, CPU and target peripheral；Wherein, when the system is main
Clock, the independent clock and the Peripheral Interface are connected with the exchanger respectively, and the CPU controls the exchanger, institute
It states target peripheral and is plugged in the Peripheral Interface.
It is a kind of that the equipment of clock signal is provided, comprising:
Memory, for storing computer program；
Processor, the step of method of above-mentioned offer clock signal is provided when for executing the computer program.
A kind of readable storage medium storing program for executing is stored with computer program, the computer program quilt on the readable storage medium storing program for executing
The step of processor realizes the method for above-mentioned offer clock signal when executing.
Using method provided by the embodiment of the present invention, status monitoring is carried out to Peripheral Interface；Monitoring Peripheral Interface
After accessing target peripheral, fundamental frequency signal feature needed for target peripheral is determined；Using the corresponding relationship of clock and fundamental frequency signal feature,
The target clock with target fundamental frequency signal characteristic matching is selected from independent clock and system master clock；Connect target clock and outer
If the communication link between interface, and fundamental frequency signal is provided to target peripheral using target clock.
After Peripheral Interface accesses target peripheral, it is first determined fundamental frequency signal feature needed for going out target peripheral, then
Using the corresponding relationship of clock and fundamental frequency signal feature, selected from independent clock and system master clock and the target fundamental frequency signal
The target clock of characteristic matching.That is the exportable clock signal with target fundamental frequency signal characteristic matching of the target clock.It determines
After target clock, the communication link between target clock and Peripheral Interface is connected, can so utilize target clock to target
Peripheral hardware passes through fundamental frequency signal.As it can be seen that in this method, it can the determination of the target fundamental frequency signal feature according to needed for the target peripheral of access
Out to the clock of target peripheral supply fundamental frequency signal, i.e. Peripheral Interface is no longer only limitted to connect outer with some clock matches
If.As it can be seen that the method increase the versatilities of Peripheral Interface, further can avoid occurring due to external equipment accesses wrong interface
The case where caused peripheral hardware can not work or damage.
Correspondingly, the embodiment of the invention also provides offer clock corresponding with the method for above-mentioned offer clock signal letters
Number device, system, equipment and readable storage medium storing program for executing, have above-mentioned technique effect, details are not described herein.
Detailed description of the invention
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technical description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
Some embodiments of invention for those of ordinary skill in the art without creative efforts, can be with
It obtains other drawings based on these drawings.
Fig. 1 be server base frequency clock containing independent clock when basic framework schematic diagram；
Fig. 2 is a kind of implementation flow chart for the method for providing clock signal in the embodiment of the present invention；
Fig. 3 is a kind of structural schematic diagram for the device for providing clock signal in the embodiment of the present invention；
Fig. 4 is a kind of structural schematic diagram for the system for providing clock signal in the embodiment of the present invention；
Fig. 5 is a kind of structural schematic diagram for the equipment for providing clock signal in the embodiment of the present invention；
Fig. 6 is a kind of structural schematic diagram for the equipment for providing clock signal in the embodiment of the present invention.
Specific embodiment
In order to enable those skilled in the art to better understand the solution of the present invention, with reference to the accompanying drawings and detailed description
The present invention is described in further detail.Obviously, described embodiments are only a part of the embodiments of the present invention, rather than
Whole embodiments.Based on the embodiments of the present invention, those of ordinary skill in the art are not making creative work premise
Under every other embodiment obtained, shall fall within the protection scope of the present invention.
Core of the invention is to provide a kind of method of offer clock signal for improving Peripheral Interface versatility.This method can
When Peripheral Interface accesses peripheral hardware, matched clock is selected for the peripheral hardware, and provide fundamental frequency signal using the clock.And
In the prior art, referring to FIG. 1, Fig. 1 be server base frequency clock containing independent clock when basic framework schematic diagram, wherein
PCIe Slot1 (slot of PCIe bus standard) is connected with independent clock, which then can only be with the energy at clock1
The peripheral hardware enough worked normally is connected；Similarly, PCIe Slot2 is connected with system master clock, then the PCIe slot can only with
The peripheral hardware that can be worked normally under clock2 is connected.As it can be seen that the versatility of PCIe Slot1 and PCIe Slot2 are very low, and it is
It can adapt to more peripheral hardwares, also need the quantity for being continuously increased Peripheral Interface, cause the problem of system structure complexity.With it is existing
In contrast, method provided by the embodiment of the present invention can provide the versatility of Peripheral Interface to technology, and it is multiple can to reduce system structure
Miscellaneous degree, peripheral hardware can not be worked or be damaged caused by can avoid there is a situation where accessing wrong interface because of external equipment.
Another core of the invention is to provide a kind of offer clock letter corresponding with the method for above-mentioned offer clock signal
Number device, system, equipment and readable storage medium storing program for executing.
Embodiment one:
Referring to FIG. 2, Fig. 2 is a kind of flow chart for the method for providing clock signal in the embodiment of the present invention, this method can
In equipment applied to the concrete signal processing capacity with peripheral hardware, such as in common computer, server equipment.This method
The following steps are included:
S101, status monitoring is carried out to Peripheral Interface.
Wherein, peripheral hardware, that is, external equipment refers to the hardware device being connected in other than main frame, plays biography to data and information
Effect that is defeated, transferring and store, is the important component in computer system.Wherein, Peripheral Interface can be outside having access to
Peripheral slot, peripheral hardware plug-in card or the peripheral hardware contact pin of portion's equipment.For example, Peripheral Interface can be USB interface, PCIe slot.
When carrying out status monitoring to external interface, can be carried out according to specific interface form.It is PCIe in Peripheral Interface
When Slot, status monitoring is carried out to PCIe Slot using PCIe protocol.When Peripheral Interface is USB interface, then using USB
Agreement carries out status monitoring to USB interface.Wherein, status monitoring has mainly monitored whether peripheral hardware access.For example, if the peripheral hardware connects
When mouth is USB interface, the status monitoring principle carried out is as follows:
+ 5V power supply in USB interface not only can provide low current supply for external setting, and also play detection function
Energy.After insertion USB interface is arranged in USB ,+5V the power supply of host will be communicated by the sideline USB with USB device.USB peripheral
Control chip can check whether USB device has accessed the USB port of host by the resistance of two 10K.If the two draw
One, foot is high level, and one means that USB peripheral is normally really connected into USB interface when being low level, the at this moment control of peripheral hardware
Coremaking piece is started to work, and sends out data outward by DATA+, DATA-.At this moment it after host receiving data, will prompt to find
New hardware, and start that new hardware driving is installed.
For using PCIe protocol monitor whether peripheral hardware access monitoring detailed process then can refer to PCIe protocol and
Its specific application example, this is no longer going to repeat them.
S102, monitor Peripheral Interface access target peripheral after, determine fundamental frequency signal feature needed for target peripheral.
Wherein, target peripheral can be deposited for input equipment common in addition to host, display equipment, printing device, outside
Any one equipment in reservoir and the network equipment.Fundamental frequency signal feature needed for determining target peripheral concretely utilizes mesh
Mark is outer to be located at the facility information fed back when running driver, fundamental frequency signal feature needed for determining the target device.It can obtain
The facility information for taking target peripheral to feed back when running driver；Fundamental frequency signal feature is determined using facility information.Specifically,
When fundamental frequency signal feature is frequency, the frequency parameter of fundamental frequency signal can be read from facility information, using frequency parameter as base
Frequency signal characteristic；Or, reading device model from facility information, using the corresponding relationship of device model and frequency parameter, determine
Frequency parameter.It, can be directly using frequency parameter as fundamental frequency signal feature if the facility information of feedback includes frequency parameter；If
When facility information does not include frequency parameter, then frequency parameter can be determined according to the corresponding relationship of device model and frequency parameter.
It should be noted that when fundamental frequency signal feature is period (inverse of frequency, i.e. period), the cycle determination method
It can refer to frequency parameter, this is no longer going to repeat them.
S103, using the corresponding relationship of clock and fundamental frequency signal feature, selected from independent clock and system master clock with
The target clock of target fundamental frequency signal characteristic matching.
In embodiments of the present invention, one or more independent clocks can be added in systems in advance, and by independent clock
Clock signal and system master clock clock signal carry out statistic record, pair of pre-recorded clock and fundamental frequency signal feature
It should be related to.I.e. from the corresponding relationship, the fundamental frequency signal feature for the clock signal that each clock is exported can be learnt.For example,
Independent clock 1 is corresponding with frequency 1, that is, refer to independent clock 1 can output frequency be 1 clock signal；System clock 1 and frequency 2
It is corresponding with frequency 3, that is, refer to that independent clock 1 being capable of output frequency is 2 and frequency is 3 clock signal.
It, can be by searching for the corresponding relationship of clock and fundamental frequency signal feature, from only after determining fundamental frequency signal feature
The target clock with target fundamental frequency signal characteristic matching is selected in clock and system master clock immediately.I.e. target clock can be independent
Clock or system master clock.
Wherein, independent clock is opposite with the clock except system master clock, in embodiments of the present invention to independent clock
Quantity and export clock signal frequency without limitation.
Communication link between S104, connection target clock and Peripheral Interface, and mentioned using target clock to target peripheral
For fundamental frequency signal.
After determining target clock, the communication link between target clock and the external device can be connect
It is logical.Specifically, can be by way of on-off switch be arranged, to connect communication link.That is, Peripheral Interface by one or
Multiple on-off switches, are separately connected with system master clock or independent clock, can be logical by controlling after accessing target peripheral
The closed state closed is disconnected, the fundamental frequency signal needed for providing to target peripheral.Below with there is only system master clock and one are only
Immediately for clock, the communication link how connected between target clock and Peripheral Interface is described in detail.
Switch A is set in the connection line of system master clock and Peripheral Interface, in the company of independent clock and Peripheral Interface
Switch B is set in link.If it is determined that target clock be system master clock, then will switch A closure, by switch B disconnection, with
Connection line between safeguards system master clock and Peripheral Interface is connected, and can further utilize system master clock to external equipment
Fundamental frequency signal is provided；If it is determined that target clock be independent clock, then will switch B be closed, by switch A disconnection, with guarantee solely
The connection line between clock and Peripheral Interface is connected immediately, further can be provided fundamental frequency to external equipment using independent clock and be believed
Number.
Preferably, it is contemplated that, with the increase of independent clock number, also need to increase therewith using the quantity of independent switch
Add, is unfavorable for system control.To solve this problem, it is logical between clock and Peripheral Interface to control that the mode of exchanger can be used
Believe the on-off of link.When selecting exchanger, reference can be made to connection structure shown in Fig. 4, i.e., system master clock, independent clock and
Peripheral Interface is connected with exchanger respectively.In this way, can be issued to exchanger after determining target clock and connect target
The control signal of clock and Peripheral Interface, to connect communication link.It, can be based on control after exchanger receives control signal
Peripheral Interface is connected to by signal with target clock, to realize that target clock provides the purpose of fundamental frequency signal to target peripheral.
Target clock can carry out signal adjustment based on the fundamental frequency signal after obtaining target peripheral and providing fundamental frequency signal,
Or using the fundamental frequency signal as benchmark signal, further obtain the fundamental frequency signal of other frequencies needed for it.
Using method provided by the embodiment of the present invention, status monitoring is carried out to Peripheral Interface；Monitoring Peripheral Interface
After accessing target peripheral, fundamental frequency signal feature needed for target peripheral is determined；Using the corresponding relationship of clock and fundamental frequency signal feature,
The target clock with target fundamental frequency signal characteristic matching is selected from independent clock and system master clock；Connect target clock and outer
If the communication link between interface, and fundamental frequency signal is provided to target peripheral using target clock.
After Peripheral Interface accesses target peripheral, it is first determined fundamental frequency signal feature needed for going out target peripheral, then
Using the corresponding relationship of clock and fundamental frequency signal feature, selected from independent clock and system master clock and the target fundamental frequency signal
The target clock of characteristic matching.That is the exportable clock signal with target fundamental frequency signal characteristic matching of the target clock.It determines
After target clock, the communication link between target clock and Peripheral Interface is connected, can so utilize target clock to target
Peripheral hardware passes through fundamental frequency signal.As it can be seen that in this method, it can the determination of the target fundamental frequency signal feature according to needed for the target peripheral of access
Out to the clock of target peripheral supply fundamental frequency signal, i.e. Peripheral Interface is no longer only limitted to connect outer with some clock matches
If.As it can be seen that the method increase the versatilities of Peripheral Interface, further can avoid occurring due to external equipment accesses wrong interface
The case where caused peripheral hardware can not work or damage.
Embodiment two:
Corresponding to above method embodiment, the device of clock signal is provided the embodiment of the invention also provides a kind of, under
The device of the offer clock signal of text description can correspond to each other reference with the above-described method for providing clock signal.
Shown in Figure 3, which comprises the following modules:
State monitoring module 101, for carrying out status monitoring to Peripheral Interface；
Fundamental frequency signal characteristic determination module 102, for determining outside target after monitoring Peripheral Interface access target peripheral
If required fundamental frequency signal feature；
Target clock selecting module 103, for using clock and fundamental frequency signal feature corresponding relationship, from independent clock with
The target clock with target fundamental frequency signal characteristic matching is selected in system master clock；
Fundamental frequency signal provides module 104, for connecting the communication link between target clock and Peripheral Interface, and utilizes mesh
Clockwise target peripheral provides fundamental frequency signal when mark.
Using device provided by the embodiment of the present invention, status monitoring is carried out to Peripheral Interface；Monitoring Peripheral Interface
After accessing target peripheral, fundamental frequency signal feature needed for target peripheral is determined；Using the corresponding relationship of clock and fundamental frequency signal feature,
The target clock with target fundamental frequency signal characteristic matching is selected from independent clock and system master clock；Connect target clock and outer
If the communication link between interface, and fundamental frequency signal is provided to target peripheral using target clock.
After Peripheral Interface accesses target peripheral, it is first determined fundamental frequency signal feature needed for going out target peripheral, then
Using the corresponding relationship of clock and fundamental frequency signal feature, selected from independent clock and system master clock and the target fundamental frequency signal
The target clock of characteristic matching.That is the exportable clock signal with target fundamental frequency signal characteristic matching of the target clock.It determines
After target clock, the communication link between target clock and Peripheral Interface is connected, can so utilize target clock to target
Peripheral hardware passes through fundamental frequency signal.As it can be seen that the device, can the target fundamental frequency signal feature according to needed for the target peripheral of access determine
To the clock of target peripheral supply fundamental frequency signal, i.e. Peripheral Interface is no longer only limitted to connection and the peripheral hardware of some clock matches.
As it can be seen that the versatility of Peripheral Interface can be improved in device, further can avoid occurring to cause because external equipment accesses wrong interface
Peripheral hardware the case where can not working or damaging.
In a kind of specific embodiment of the invention, fundamental frequency signal provides module 104, is specifically used for issuing to exchanger
The control signal of target clock and Peripheral Interface is connected, to connect communication link；Wherein, system master clock, independent clock and outer
If interface is connected with exchanger respectively.
In a kind of specific embodiment of the invention, fundamental frequency signal characteristic determination module 102, comprising:
Device information acquisition unit, the facility information fed back for obtaining target peripheral when running driver；
Fundamental frequency signal characteristics determining unit, for determining fundamental frequency signal feature using facility information.
In a kind of specific embodiment of the invention, fundamental frequency signal characteristics determining unit is specifically used in fundamental frequency signal
When feature is frequency, the frequency parameter of fundamental frequency signal is read from facility information, using frequency parameter as fundamental frequency signal feature.
In a kind of specific embodiment of the invention, fundamental frequency signal characteristics determining unit is specifically used in fundamental frequency signal
When feature is frequency, device model is read from facility information, using the corresponding relationship of device model and frequency parameter, determines frequency
Rate parameter.
In a kind of specific embodiment of the invention, state monitoring module 101 is specifically used in Peripheral Interface being PCIe
When Slot, status monitoring is carried out to PCIe Slot using PCIe protocol.
Embodiment three:
Corresponding to above method embodiment, the system of clock signal is provided the embodiment of the invention also provides a kind of, under
The system of the offer clock signal of text description can correspond to each other reference with the above-described method for providing clock signal.
Shown in Figure 4, which comprises the following modules:
System master clock 100, independent clock 200, exchanger 300, Peripheral Interface 400, CPU500 and target peripheral 600；
Wherein, system master clock, independent clock and Peripheral Interface are connected with exchanger respectively, and CPU controls exchanger, and target peripheral is inserted
It is connected to Peripheral Interface.
Wherein, graphic arrow direction indicates signal trend, and in addition CPU controls the signal trend of exchanger, can lead and connect by CPU
Pointing controller (does not mark) in figure.
It should be noted that an independent clock is only depicted in Fig. 4, an exchanger, in other realities of the invention
It applies in example, the number of independent clock can also be 2 and 2 or more；It can also be arranged in system and only be connected with some clock
The Peripheral Interface connect；Exchanger can also be connected with multiple independent clocks, further to promote the versatility of Peripheral Interface.Separately
Outside, CPU may be replaced by SOC in practical applications.
, it can be achieved that providing the method for clock signal described in above-described embodiment in above system, therefore the present invention is real
System provided by example is applied with technical effect possessed by above method embodiment, details are not described herein.In addition, compared to such as
The framework of Fig. 1, this system also have the characteristics that the fundamental frequency signal that CPU can be allowed only to handle a kind of frequency, can reduce System on Chip/SoC
Processing load, further speed up the processing speed of system.
Example IV:
Corresponding to above method embodiment, the equipment of clock signal is provided the embodiment of the invention also provides a kind of, under
Text description a kind of offer clock signal equipment with it is above-described it is a kind of offer clock signal method can correspond to each other ginseng
According to.
Shown in Figure 4, the equipment of the offer clock signal includes:
Memory D1, for storing computer program；
Processor D2 realizes the method for the offer clock signal of above method embodiment when for executing computer program
Step.
Specifically, referring to FIG. 5, for a kind of specific structure signal for the equipment for providing clock signal provided in this embodiment
The equipment of figure, the offer clock signal can generate bigger difference because configuration or performance are different, may include one or one
It a above processor (central processing units, CPU) 322 (for example, one or more processors) and deposits
Reservoir 332, one or more storage application programs 342 or data 344 storage medium 330 (such as one or one with
Upper mass memory unit).Wherein, memory 332 and storage medium 330 can be of short duration storage or persistent storage.It is stored in
The program of storage media 330 may include one or more modules (diagram does not mark), and each module may include to data
Series of instructions operation in processing equipment.Further, central processing unit 322 can be set to logical with storage medium 330
Letter executes the series of instructions operation in storage medium 330 in the equipment 301 for providing clock signal.
The equipment 301 for providing clock signal can also include one or more power supplys 326, one or more have
Line or radio network interface 350, one or more input/output interfaces 358, and/or, one or more operation systems
System 341.For example, Windows ServerTM, Mac OS XTM, UnixTM, LinuxTM, FreeBSDTM etc..
Step in the method as described above for providing clock signal can be by the structure of the equipment of offer clock signal
It realizes.
Embodiment five:
Corresponding to above method embodiment, the embodiment of the invention also provides a kind of readable storage medium storing program for executing, are described below
A kind of readable storage medium storing program for executing with it is above-described it is a kind of provide clock signal method can correspond to each other reference.
A kind of readable storage medium storing program for executing is stored with computer program on readable storage medium storing program for executing, and computer program is held by processor
The step of method of the offer clock signal of above method embodiment is provided when row.
The readable storage medium storing program for executing be specifically as follows USB flash disk, mobile hard disk, read-only memory (Read-Only Memory,
ROM), the various program storage generations such as random access memory (Random Access Memory, RAM), magnetic or disk
The readable storage medium storing program for executing of code.
Professional further appreciates that, unit described in conjunction with the examples disclosed in the embodiments of the present disclosure
And algorithm steps, can be realized with electronic hardware, computer software, or a combination of the two, in order to clearly demonstrate hardware and
The interchangeability of software generally describes each exemplary composition and step according to function in the above description.These
Function is implemented in hardware or software actually, the specific application and design constraint depending on technical solution.Profession
Technical staff can use different methods to achieve the described function each specific application, but this realization is not answered
Think beyond the scope of this invention.
Claims (10)
1. a kind of provide the method for clock signal characterized by comprising
Status monitoring is carried out to Peripheral Interface；
After monitoring the Peripheral Interface access target peripheral, fundamental frequency signal feature needed for determining the target peripheral；
Using the corresponding relationship of clock and fundamental frequency signal feature, selected from independent clock and system master clock and the target base
The matched target clock of frequency signal characteristic；
The communication link between the target clock and the Peripheral Interface is connected, and utilizes the target clock to the target
Peripheral hardware provides fundamental frequency signal.
2. it is according to claim 1 provide clock signal method, which is characterized in that connect the target clock with it is described
Communication link between Peripheral Interface, comprising:
The control signal for connecting the target clock and the Peripheral Interface is issued, to exchanger to connect the communication link；
Wherein, the system master clock, the independent clock and the Peripheral Interface are connected with the exchanger respectively.
3. according to claim 1 provide the method for clock signal, which is characterized in that base needed for determining the target peripheral
Frequency signal characteristic, comprising:
Obtain the facility information that the target peripheral is fed back when running driver；
The fundamental frequency signal feature is determined using the facility information.
4. according to claim 3 provide the method for clock signal, which is characterized in that in the fundamental frequency signal feature for frequently
When rate, the fundamental frequency signal feature is determined using the facility information, comprising:
The frequency parameter of fundamental frequency signal is read from the facility information, it is special using the frequency parameter as the fundamental frequency signal
Sign.
5. according to claim 3 provide the method for clock signal, which is characterized in that in the fundamental frequency signal feature for frequently
When rate, the fundamental frequency signal feature is determined using the facility information, comprising:
Device model is read from the facility information, using the corresponding relationship of device model and frequency parameter, determines that frequency is joined
Number.
6. according to any one of claims 1 to 5 provide the method for clock signal, which is characterized in that connect in the peripheral hardware
It is described that status monitoring is carried out to Peripheral Interface when mouth is PCIe Slot, comprising:
Status monitoring is carried out to the PCIe Slot using PCIe protocol.
7. a kind of provide the device of clock signal characterized by comprising
State monitoring module, for carrying out status monitoring to Peripheral Interface；
Fundamental frequency signal characteristic determination module, for determining the target after monitoring the Peripheral Interface access target peripheral
Fundamental frequency signal feature needed for peripheral hardware；
Target clock selecting module, for the corresponding relationship using clock and fundamental frequency signal feature, from independent clock and system master
The target clock with the target fundamental frequency signal characteristic matching is selected in clock；
Fundamental frequency signal provides module, the communication link for connecting between the target clock and the Peripheral Interface, and utilizes
The target clock provides fundamental frequency signal to the target peripheral.
8. a kind of provide the system of clock signal characterized by comprising
System master clock, independent clock, exchanger, Peripheral Interface, CPU and target peripheral；Wherein, the system master clock, institute
It states independent clock and the Peripheral Interface is connected with the exchanger respectively, the CPU controls the exchanger, the target
Peripheral hardware is plugged in the Peripheral Interface.
9. a kind of provide the equipment of clock signal characterized by comprising
Memory, for storing computer program；
Processor is realized when for executing the computer program providing clock signal as described in any one of claim 1 to 6
The step of method.
10. a kind of readable storage medium storing program for executing, which is characterized in that be stored with computer program, the meter on the readable storage medium storing program for executing
The step of method that clock signal is provided as described in any one of claim 1 to 6 is realized when calculation machine program is executed by processor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910145489.4A CN109901664B (en) | 2019-02-27 | 2019-02-27 | Method, apparatus, system, device and readable storage medium for providing clock signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910145489.4A CN109901664B (en) | 2019-02-27 | 2019-02-27 | Method, apparatus, system, device and readable storage medium for providing clock signal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109901664A true CN109901664A (en) | 2019-06-18 |
| CN109901664B CN109901664B (en) | 2020-03-27 |
Family
ID=66945582
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910145489.4A Active CN109901664B (en) | 2019-02-27 | 2019-02-27 | Method, apparatus, system, device and readable storage medium for providing clock signal |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109901664B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111474983A (en) * | 2020-03-31 | 2020-07-31 | 苏州浪潮智能科技有限公司 | System baseband clock signal processing method and related components |
| CN114995587A (en) * | 2022-08-03 | 2022-09-02 | 南京芯驰半导体科技有限公司 | Clock signal obtaining method, device, chip and storage medium |
| CN115220528A (en) * | 2022-09-20 | 2022-10-21 | 南京芯驰半导体科技有限公司 | Clock obtaining method, device, chip, electronic equipment and storage medium |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1906851A (en) * | 2004-01-27 | 2007-01-31 | 爱特梅尔公司 | Method and apparatus for driving multiple peripherals with different clock frequencies in an integrated circuit |
| CN1928770A (en) * | 2005-09-08 | 2007-03-14 | 国际商业机器公司 | System and method for dynamically controlling clock signal |
| CN102929330A (en) * | 2012-11-19 | 2013-02-13 | 四川和芯微电子股份有限公司 | Circuit and method for generating USB external clock |
| CN103135709A (en) * | 2012-05-15 | 2013-06-05 | 北京泛华恒兴科技有限公司 | PXI (PCI eXtensions for Instrumentation) machine case and PXI testing system |
| CN105808492A (en) * | 2014-12-30 | 2016-07-27 | 联想(北京)有限公司 | Information processing method and serial peripheral interface main controller |
| CN106293004A (en) * | 2016-08-08 | 2017-01-04 | 杭州晟元数据安全技术股份有限公司 | The chip system of a kind of novel raising system stability and method |
| CN106444964A (en) * | 2016-10-08 | 2017-02-22 | 郑州云海信息技术有限公司 | Clock system for FPGA, and server |
-
2019
- 2019-02-27 CN CN201910145489.4A patent/CN109901664B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1906851A (en) * | 2004-01-27 | 2007-01-31 | 爱特梅尔公司 | Method and apparatus for driving multiple peripherals with different clock frequencies in an integrated circuit |
| CN1928770A (en) * | 2005-09-08 | 2007-03-14 | 国际商业机器公司 | System and method for dynamically controlling clock signal |
| CN103135709A (en) * | 2012-05-15 | 2013-06-05 | 北京泛华恒兴科技有限公司 | PXI (PCI eXtensions for Instrumentation) machine case and PXI testing system |
| CN102929330A (en) * | 2012-11-19 | 2013-02-13 | 四川和芯微电子股份有限公司 | Circuit and method for generating USB external clock |
| CN105808492A (en) * | 2014-12-30 | 2016-07-27 | 联想(北京)有限公司 | Information processing method and serial peripheral interface main controller |
| CN106293004A (en) * | 2016-08-08 | 2017-01-04 | 杭州晟元数据安全技术股份有限公司 | The chip system of a kind of novel raising system stability and method |
| CN106444964A (en) * | 2016-10-08 | 2017-02-22 | 郑州云海信息技术有限公司 | Clock system for FPGA, and server |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111474983A (en) * | 2020-03-31 | 2020-07-31 | 苏州浪潮智能科技有限公司 | System baseband clock signal processing method and related components |
| CN114995587A (en) * | 2022-08-03 | 2022-09-02 | 南京芯驰半导体科技有限公司 | Clock signal obtaining method, device, chip and storage medium |
| CN115220528A (en) * | 2022-09-20 | 2022-10-21 | 南京芯驰半导体科技有限公司 | Clock obtaining method, device, chip, electronic equipment and storage medium |
| CN115220528B (en) * | 2022-09-20 | 2022-12-30 | 南京芯驰半导体科技有限公司 | Clock obtaining method, device, chip, electronic equipment and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109901664B (en) | 2020-03-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104620234B (en) | Reducing latency in a peripheral component interconnect express link | |
| CN109901664A (en) | Method, apparatus, system, equipment and the readable storage medium storing program for executing of clock signal are provided | |
| CN211376201U (en) | Command read-write device and memory | |
| CN110399220A (en) | A kind of management method and relevant apparatus of FPGA accelerator card | |
| CN101097563A (en) | System and method for realizing board centralized management and controlling | |
| CN110377344A (en) | A kind of method for refreshing and relevant device of FRU information | |
| CN110502464A (en) | A kind of hot-swappable processing method, device, equipment, system and readable storage medium storing program for executing | |
| CN109992555A (en) | A kind of management board shared for multipath server | |
| CN111756858B (en) | Remote development processing system, method and device for embedded equipment | |
| CN112765082A (en) | Multi-host arbitration method and device and readable storage medium | |
| CN102915209B (en) | Storage control chip, storage equipment and system data writing method | |
| CN106649158B (en) | Device and method for reading and writing internal register file through I2C interface | |
| CN102402704B (en) | Compound multifunctional IC card reader-writer | |
| CN104571942A (en) | Data storage system and method analyzing non-signal | |
| US10146623B2 (en) | Indicating rebuild state of storage devices | |
| CN204166522U (en) | A kind of high-speed high capacity FLASH veneer memory circuit plate | |
| CN109933377A (en) | A kind of method for managing power supply and relevant apparatus of CPLD | |
| CN103853638A (en) | Method for refreshing firmware and electronic equipment | |
| CN109062509A (en) | Data processing method and related device for solid state disk | |
| CN116539992A (en) | Storage device in-place stable state detection device, method, logic module and medium | |
| KR20170073266A (en) | Method for operating of storage device using serial interface and method for operating data processing system including same | |
| CN101189674A (en) | Power management in operating recording media | |
| CN110515771A (en) | A kind of object storage device setting method, system, equipment and computer media | |
| CN114281570B (en) | Embedded control circuit, control method, device and chip | |
| CN104025198B (en) | Phase transition storage and switch（PCMS）Wrongly write error detection |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |