CN109831207B - Multi-site testing method integrating SAR ADC and SD ADC - Google Patents
Multi-site testing method integrating SAR ADC and SD ADC Download PDFInfo
- Publication number
- CN109831207B CN109831207B CN201910079853.1A CN201910079853A CN109831207B CN 109831207 B CN109831207 B CN 109831207B CN 201910079853 A CN201910079853 A CN 201910079853A CN 109831207 B CN109831207 B CN 109831207B
- Authority
- CN
- China
- Prior art keywords
- adc
- python
- chips
- tested
- configuration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Tests Of Electronic Circuits (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Abstract
The invention is suitable for the technical field of SD ADC and SAR ADC test, and provides a multi-site test method integrating an SAR ADC and an SD ADC, which comprises the following steps: python configures registers of a plurality of chips to be tested through a serial port, and initializes SAR ADC and SD ADC; when the SD ADC is measured, the Python sends an instruction to the main control chip through the serial port to configure different voltage acquisition chips, and respectively and correspondingly acquires the reference voltages of a plurality of chips to be measured; when testing the SAR-ADC, the Python configures registers of a plurality of chips to be tested through serial ports, and configures the reference voltages of the chips to be tested as V1; the SAR ADC and the SD ADC can be conveniently, quickly and flexibly tested by the testing method, the number of chips to be tested can be flexibly expanded, and the measured data is automatically recorded, analyzed and stored, so that the working efficiency is improved.
Description
Technical Field
The invention belongs to the technical field of SD ADC and SAR ADC test, and particularly relates to a multi-site test method integrating an SAR ADC and an SD ADC.
Background
At present, in the measurement field of high-precision SD-ADC (analog-to-digital converter for converting acquired audio signals into digital signals) and high-altitude SAR-ADC (successive approximation type analog-to-digital converter), the test of multi-site SAR ADC and SD ADC cannot be integrated on one system, so that the purpose of improving efficiency is achieved.
Disclosure of Invention
The invention aims to provide a multi-site testing method integrating an SAR ADC and an SD ADC, and aims to solve the problem that the prior art cannot provide a multi-site testing method integrating the SAR ADC and the SD ADC so as to achieve the aim of improving efficiency.
The invention provides a multi-site testing method integrating an SAR ADC and an SD ADC, which comprises the following steps:
firstly, the Python configures registers of a plurality of chips to be tested through serial ports, and initializes the SAR ADC and the SD ADC.
Secondly, measuring the SD ADC and the Python, sending an instruction to a main control chip through a serial port to configure different voltage acquisition chips, and respectively and correspondingly acquiring the reference voltages of a plurality of chips to be detected;
and the Python creates a plurality of data storage files and correspondingly stores a plurality of reference voltage values of the chip to be tested.
And thirdly, reading the configuration file, and sequentially testing the configurations under different label names in the configuration file according to the sequence.
And fourthly, judging the chips to be detected, initializing the SD ADC through a serial port if the chips to be detected are the first chips to be detected, reading the configuration file to configure the corresponding register, sending an instruction for reading the conversion code value of the SD ADC after the configuration is finished, and setting the configuration reading number to be K.
And fifthly, after the SD ADC of the chip to be tested is converted, the chip to be tested sends the converted code value to Python through the serial port, and the Python records corresponding data.
And sixthly, judging whether the number of the read data transmitted by the chip to be tested reaches K by Python, if not, returning to the third step to the fifth step, and ending the configuration test until the number of the read data transmitted by the chip to be tested reaches K by Python judgment.
Seventhly, after the configuration test is finished, the Python stores the created data and the analysis result in the corresponding folder A; and can also generate a histogram and a scatter diagram through Python;
and repeating the third step to the sixth step until the configuration under all different label names in the configuration file is completely tested.
And step eight, testing the SAR-ADC and Python, configuring registers of a plurality of chips to be tested through serial ports, and configuring the reference voltages of the chips to be tested into V1.
Ninth, after the configuration is finished, a serial port sends a command for reading and testing the SAR ADC, and after the command is finished, the main control chip controls the DACs to enable the output voltages of the DACs to be sequentially from 0 to V1 volts, the middle of the DAC comprises a plurality of adjusting gears, and one adjusting gear is 250 microvolts; the main control chip reads the SAR ADC conversion code value sent by the chips to be tested through the serial port and sends the SAR ADC conversion code value to the Python script through the serial port of the main control chip.
And tenth, repeating the ninth step until all the voltage gear tests are completed, recording data by Python, automatically analyzing results, storing the results into the created configuration files, closing all the created files by the Python, and exiting the test.
The invention has the beneficial effects that: the SAR ADC and the SD ADC can be conveniently, quickly and flexibly measured by the measuring method, the number of chips to be measured can be flexibly expanded, and the measured data is automatically recorded, analyzed and stored, so that the working efficiency is improved.
Drawings
Fig. 1 is a test flow of an SD ADC of a multi-site test method integrating an SAR ADC and the SD ADC according to an embodiment of the present invention;
fig. 2 is a test flow of the SAR ADC according to the multi-site test method for integrating the SAR ADC and the SD ADC provided in the embodiment of the present invention;
fig. 3 is a Python script data processing flow of the multi-site testing method for integrating the SAR ADC and the SD ADC according to the embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.
The following detailed description of specific implementations of the present invention is provided in conjunction with specific embodiments:
fig. 1 shows a preferred embodiment of the present invention, and fig. 2 to 3 show only the relevant parts of the embodiment of the present invention for convenience of description, and the following detailed description is provided:
firstly, the Python configures registers of a plurality of chips to be tested through serial ports, and initializes the SAR ADC and the SD ADC.
Secondly, measuring the SD ADC and the Python, sending an instruction to a main control chip through a serial port to configure different voltage acquisition chips, and respectively and correspondingly acquiring the reference voltages of a plurality of chips to be detected;
the Python creates a plurality of data storage files and correspondingly stores the reference voltage values of a plurality of chips to be tested.
And thirdly, reading the configuration file, and sequentially testing the configurations under different label names in the configuration file according to the sequence.
And fourthly, judging the number of the chips to be detected, initializing the SD ADC through a serial port if the chips to be detected are the first chips to be detected, reading the configuration file to configure the corresponding register, sending an instruction for reading the conversion code value of the SD ADC after the configuration is finished, and setting the number of configuration reading to be K.
And fifthly, after the SD ADC of the chip to be tested is converted, the chip to be tested sends the converted code value to Python through the serial port, and the Python records corresponding data.
And sixthly, judging whether the number of the read data transmitted by the chip to be tested reaches K by Python, if not, returning to the third step to the fifth step, and ending the configuration test until the number of the read data transmitted by the chip to be tested reaches K by Python judgment.
Seventhly, after the configuration test is finished, the Python stores the created data and the analysis result in the corresponding folder A; and can also generate a histogram and a scatter diagram through Python;
and repeating the third step to the sixth step until the configuration under all different label names in the configuration file is completely tested.
And step eight, testing the SAR-ADC and Python, configuring registers of a plurality of chips to be tested through serial ports, and configuring the reference voltages of the chips to be tested into V1.
Ninth, after the configuration is finished, the serial port sends a command for reading and testing the SAR ADC, and after the command is finished, the main control chip controls the DACs to enable the output voltages of the DACs to be sequentially from 0 to V1 volts, the middle of the DAC comprises a plurality of adjusting gears, and one adjusting gear is 250 microvolts; the main control chip reads SAR ADC conversion code values sent by the chips to be tested through the serial port and sends the SAR ADC conversion code values to the Python script through the serial port of the main control chip.
And tenth, repeating the ninth step until all the voltage gear tests are completed, recording data by Python, automatically analyzing results, storing the results into the created configuration files, closing all the created files by the Python, and exiting the test.
It should be noted that: the technical scheme of the invention is applied to the performance test of SAR ADC and SD ADC needing to measure a plurality of SITEs, and has expandability, because the communication mode uses the analog serial port for communication, the expanded digital-analog to be tested is related to the number of the analog serial ports, if the analog serial ports have N pairs, N chips can be tested in series;
in order to solve the technical problem, the method outputs the signal quantity at the same side of multiple SITEs of the SAR ADC at will, supports the coexistence of a single-ended mode and a differential mode, and can adjust the differential signal quantity output by each path at will when multiple paths of excitation sources provided outside the SD ADC are output at the same time, and the reference voltage of the chip to be tested is related.
The method adopts Python script processing, reads data through a serial port, and realizes automatic creation of a storage file and automatic storage and analysis of data through numpy, XML, matplotlib, struct and other function modules.
Meanwhile, in order to explain the multi-site testing method integrating the SAR ADC and the SD ADC more intuitively, the testing process of the SD ADC is shown in fig. 1, the testing process of the SAR ADC is shown in fig. 2, and the Python script data processing process is shown in fig. 3.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents and improvements made within the spirit and principle of the present invention are intended to be included within the scope of the present invention.
Claims (1)
1. A multi-site testing method for integrating SAR ADC and SD ADC is characterized by comprising the following steps:
firstly, python configures registers of a plurality of chips to be tested through serial ports, and initializes SAR ADC and SD ADC;
secondly, measuring the SD ADC and the Python, sending an instruction to a main control chip through a serial port to configure different voltage acquisition chips, and respectively and correspondingly acquiring the reference voltages of a plurality of chips to be detected;
the Python creates a plurality of data storage files and correspondingly stores the reference voltage values of the chips to be tested;
reading the configuration file, and sequentially testing the configurations under different label names in the configuration file according to the sequence;
fourthly, judging the chips to be detected, initializing the SD ADC through a serial port if the chips to be detected are the first chips to be detected, reading a configuration file to configure a corresponding register, sending an instruction for reading the conversion code value of the SD ADC after the configuration is finished, and setting the configuration reading number to be K;
fifthly, after the SD ADC of the chip to be tested is converted, the chip to be tested sends the converted code value to Python through a serial port, and the Python records corresponding data;
sixthly, judging whether the number of the read data transmitted by the chip to be tested reaches K by Python, if not, returning to the third step to the fifth step, and ending the configuration test until the number of the read data transmitted by the chip to be tested reaches K by Python judgment;
seventhly, after the configuration test is finished, the Python stores the created data and the analysis result in the corresponding folder A; and can also generate a histogram and a scatter diagram through Python;
repeating the third step to the sixth step until the configuration under all different label names in the configuration file is completely tested;
eighthly, testing the SAR ADC and the Python, configuring registers of a plurality of chips to be tested through serial ports, and configuring the reference voltages of the chips to be tested to be V1;
ninth, after the configuration is finished, a serial port sends a command for reading and testing the SAR ADC, and after the command is finished, the main control chip controls the DACs to enable the output voltages of the DACs to be sequentially from 0 to V1 volts, the middle of the DAC comprises a plurality of adjusting gears, and one adjusting gear is 250 microvolts; the main control chip reads the SAR ADC conversion code values sent by the chips to be tested through the serial ports and sends the SAR ADC conversion code values to a Python script through the serial ports of the main control chip;
and tenth, repeating the ninth step until all the voltage gear tests are completed, recording data by Python, automatically analyzing results, storing the results into the created configuration files, closing all the created files by the Python, and exiting the test.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910079853.1A CN109831207B (en) | 2019-01-28 | 2019-01-28 | Multi-site testing method integrating SAR ADC and SD ADC |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910079853.1A CN109831207B (en) | 2019-01-28 | 2019-01-28 | Multi-site testing method integrating SAR ADC and SD ADC |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109831207A CN109831207A (en) | 2019-05-31 |
CN109831207B true CN109831207B (en) | 2023-03-24 |
Family
ID=66862674
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910079853.1A Active CN109831207B (en) | 2019-01-28 | 2019-01-28 | Multi-site testing method integrating SAR ADC and SD ADC |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109831207B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111212281A (en) * | 2020-01-14 | 2020-05-29 | 深圳市金锐显数码科技有限公司 | Video board detection method and detection device |
CN111737134B (en) * | 2020-06-23 | 2023-09-26 | 湖南国科微电子股份有限公司 | Chip testing method and device, electronic equipment and storage medium |
CN114726371A (en) * | 2022-03-17 | 2022-07-08 | 中国电子科技集团公司第五十八研究所 | High-resolution DAC dynamic performance test method capable of directly generating test code |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7724165B2 (en) * | 2008-07-17 | 2010-05-25 | Faraday Technology Corp. | Audio codec and built-in self test method for the same |
JP2011182149A (en) * | 2010-03-01 | 2011-09-15 | Ricoh Co Ltd | Semiconductor integrated circuit, and information processing device with semiconductor integrated circuit |
US8477052B2 (en) * | 2011-04-05 | 2013-07-02 | Freescale Semiconductor, Inc. | Method and apparatus for self-test of successive approximation register (SAR) A/D converter |
CN107437942A (en) * | 2016-05-25 | 2017-12-05 | 成都锐成芯微科技股份有限公司 | SAR analog-digital converters test system and method |
CN109143034A (en) * | 2018-09-10 | 2019-01-04 | 上海华虹集成电路有限责任公司 | Chip ADC automatic performance test system and method |
-
2019
- 2019-01-28 CN CN201910079853.1A patent/CN109831207B/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN109831207A (en) | 2019-05-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109831207B (en) | Multi-site testing method integrating SAR ADC and SD ADC | |
US5909186A (en) | Methods and apparatus for testing analog-to-digital and digital-to-analog device using digital testers | |
US7471220B2 (en) | Electronic test circuit for an integrated circuit and methods for testing the driver strength and for testing the input sensitivity of a receiver of the integrated circuit | |
US7856578B2 (en) | Strobe technique for test of digital signal timing | |
JP2022165946A (en) | test measurement system | |
EP0852849B1 (en) | Method of testing an analog-to-digital converter | |
CN205123711U (en) | Analog -to -digital conversion chip volume production test circuit | |
US20090206864A1 (en) | On-chip servo loop integrated circuit system test circuitry and method | |
US6717540B1 (en) | Signal preconditioning for analog-to-digital conversion with timestamps | |
US6429799B1 (en) | Method and apparatus for analog to digital conversion using time-varying reference signal | |
CN102638263A (en) | Testing device and corresponding testing method | |
US6462693B1 (en) | Analog to digital signal conversion method and apparatus | |
CN116299125B (en) | Parameter calibration method, device and system of ATE equipment | |
CN101093997B (en) | Combined ad/da converting apparatus | |
CN107436379B (en) | System for testing analog signals | |
CN115549814A (en) | Portable vehicle-mounted Ethernet physical layer testing method | |
CN114884511A (en) | Universal analog-digital converter testing device | |
CN211669266U (en) | Multichannel waveform acquisition device | |
US11500021B2 (en) | Method of testing electronic circuits and corresponding circuit | |
CN108449558B (en) | DSP-based CCD circuit driving method | |
CN1312868C (en) | A multichannel testing method | |
CN109375126A (en) | Integrated circuit test system self-checking device and method based on digital analog converter | |
CN220773245U (en) | Parameter calibration system of ATE equipment | |
CN220105530U (en) | Time measurement and voltage signal acquisition device | |
CN117612594B (en) | Calibration data storage and calling method for improving precision |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |