CN109697959B - Data writing unit, data writing method, driving chip and display device - Google Patents
Data writing unit, data writing method, driving chip and display device Download PDFInfo
- Publication number
- CN109697959B CN109697959B CN201910150956.2A CN201910150956A CN109697959B CN 109697959 B CN109697959 B CN 109697959B CN 201910150956 A CN201910150956 A CN 201910150956A CN 109697959 B CN109697959 B CN 109697959B
- Authority
- CN
- China
- Prior art keywords
- circuit parameter
- writing
- data
- operation module
- logic operation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3275—Details of drivers for data electrodes
Abstract
The invention provides a data writing unit, a data writing method, a driving chip and a display device, wherein the data writing unit comprises a first logic operation module, a second logic operation module and a data output end, the first logic operation module and the second logic operation module are connected in parallel to the same data output end, the first logic operation module is used for writing a first circuit parameter, the second logic operation module is used for writing a second circuit parameter to replace the first circuit parameter under a preset condition, and the writing power of the second logic operation module is larger than the writing power of the first logic operation module. The data writing unit provided by the invention achieves the purposes of shortening the data writing time and reducing the deviation between the actually written data voltage value and the theoretically required data voltage value on the premise of not influencing the normal work of the unit to be written.
Description
Technical Field
The invention relates to the technical field of data processing, in particular to a data writing unit, a data writing method, a driving chip and a display device.
Background
At present, in the existing display panel circuit (such as an active matrix light emitting diode display panel circuit) and other array circuit (such as a memory array circuit), it is often necessary to write data voltage into a storage capacitor. The data writing process is the process of charging the storage capacitor, and the writing time of the data voltage is usually determined by the array operating frequency and the array size. Specifically, under the condition of the same array scale, the higher the array working frequency is, the shorter the writing time of the data voltage is; the larger the array size, the shorter the write time of the data voltage at the same array operating frequency.
However, in the actual writing process, due to the limitations of the circuit structure and the data writing time, the data voltage value actually written into the storage capacitor often has a large deviation from the theoretically required data voltage value. For example, in a display panel circuit, when a data voltage value actually written into a storage capacitor does not reach a data voltage value theoretically required, a display luminance of a display panel may be distorted.
Disclosure of Invention
In view of the above, embodiments of the present invention are directed to a data writing unit, a data writing method, a driving chip and a display device, so as to solve the problem that a deviation between a data voltage value actually written by a conventional data writing method and a data voltage value theoretically required by the conventional data writing method is large due to limitations of a circuit structure and data writing time.
In a first aspect, an embodiment of the present invention provides a data writing unit, where the data writing unit includes a first logic operation module, a second logic operation module, and a data output end, and the first logic operation module and the second logic operation module are connected in parallel to the same data output end, where the first logic operation module is configured to write a first circuit parameter, the second logic operation module is configured to write a second circuit parameter instead of the first circuit parameter under a preset condition, and a writing power of the second logic operation module is greater than a writing power of the first logic operation module.
In an embodiment of the present invention, the second logic operation module is configured to determine whether to write the second circuit parameter into the second circuit according to a comparison result between the first circuit parameter and at least one preset parameter threshold; preferably, if the second circuit parameter is determined to be written, the second logic operation module is configured to determine a writing time and a writing duration of the second circuit parameter according to the first circuit parameter and/or a comparison result of the first circuit parameter and at least one preset parameter threshold.
In an embodiment of the invention, the first logic operation module further includes a first unidirectional switch connected to the data output terminal, wherein the first unidirectional switch is configured to ensure unidirectional output of the first logic operation module.
In an embodiment of the present invention, the data output device further includes a second unidirectional switch located at the data output end, where the second unidirectional switch is used to ensure unidirectional output of the data output end.
In an embodiment of the invention, the second circuit parameter is a power supply voltage of the data writing unit.
In a second aspect, an embodiment of the present invention further provides a driver chip, where the driver chip includes the data writing unit mentioned in any of the above embodiments.
In a third aspect, an embodiment of the present invention further provides a display device, where the display device includes a display panel and a driving chip bonded to the display panel, where the driving chip is the driving chip mentioned in the foregoing embodiment; the display panel comprises a unit to be written, and the unit to be written is electrically connected with the data writing unit in the driving chip.
In an embodiment of the present invention, the to-be-written unit includes a storage capacitor and/or a parasitic capacitor and/or a storage inductor and/or a parasitic inductor.
In a fourth aspect, an embodiment of the present invention further provides a data writing method, where the data writing method includes writing a first circuit parameter; and writing a second circuit parameter to replace the first circuit parameter under a preset condition, wherein the writing power of the second circuit parameter is greater than that of the first circuit parameter.
In an embodiment of the present invention, writing the second circuit parameter to replace the first circuit parameter under the predetermined condition includes: determining a comparison result of the first circuit parameter and at least one preset parameter threshold value, and judging whether to write in a second circuit parameter; preferably, if the second circuit parameter is determined to be written, the writing time and the writing duration of the second circuit parameter are determined according to the first circuit parameter and/or the comparison result of the first circuit parameter and at least one preset parameter threshold value.
In an embodiment of the invention, the second circuit parameter is a power supply voltage.
According to the data writing unit provided by the embodiment of the invention, the first logic operation module and the second logic operation module with different writing powers are used for performing data writing operation on the unit to be written, and the mode that the second logic operation module with higher writing power is only started under the preset condition is limited, so that the purposes of shortening data writing time and reducing the deviation between the actually written data voltage value and the theoretically required data voltage value on the premise of not influencing the normal work of the unit to be written are achieved.
Drawings
Fig. 1 is a schematic structural diagram of a data writing unit according to an embodiment of the present invention.
Fig. 2 is a schematic view illustrating an application structure of a data writing unit according to another embodiment of the present invention.
Fig. 3 is a schematic diagram illustrating data voltage comparison of a data writing unit in a data writing process according to an embodiment of the invention.
Fig. 4 is a schematic view illustrating an application structure of a data writing unit according to another embodiment of the present invention.
Fig. 5 is a flowchart illustrating a data writing method according to an embodiment of the invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Fig. 1 is a schematic structural diagram of a data writing unit according to an embodiment of the present invention. As shown in fig. 1, the data writing unit according to the embodiment of the present invention includes a first logic operation module 10, a second logic operation module 20, and a data output terminal 30, wherein the first logic operation module 10 and the second logic operation module 20 are connected in parallel to the data output terminal 30. The first logic operation module 10 is configured to input a first circuit parameter, the second logic operation module 20 is configured to input a second circuit parameter to replace the first circuit parameter under a preset condition, and a write power of the second logic operation module 20 is greater than a write power of the first logic operation module 10.
It should be noted that the preset condition may be set according to actual situations, as long as the second logic operation module 20 can cooperate with the first logic operation module 10 to complete the data writing operation, which is not limited in the embodiment of the present invention.
It should be understood that the first circuit parameter and the second circuit parameter include, but are not limited to, circuit parameters such as voltage, current, etc., and that the first circuit parameter and the second circuit parameter may be the same circuit parameter, as if they were voltage circuit parameters.
Furthermore, it should be understood that the write power of the second logic operation module 20 is greater than the write power of the first logic operation module 10, which means that the write efficiency of the second logic operation module 20 is greater than the write efficiency of the first logic operation module 10 during the actual data writing process. For example, in the actual data writing process, in the same time period, if the cells to be written reach the same data voltage, the time taken by the second logic operation module 20 is shorter than that taken by the first logic operation module 10.
In the practical application process, the first logic operation module 10 is first started to input the first circuit parameter to the unit to be written, and then the second logic operation module 20 is started to input the second circuit parameter to the unit to be written instead of the first circuit parameter to perform writing under the preset condition, so that the unit to be written finally reaches the preset data voltage value.
Preferably, the unit to be written is a device such as a data signal line of a display panel or a memory array circuit or a multiplexing circuit structure, wherein the device includes a storage structure such as a storage capacitor and/or a parasitic capacitor and/or a storage inductor and/or a parasitic inductor. It should be understood that the process of inputting the circuit parameter mentioned in the embodiment of the present invention is a process of charging the to-be-written cell, that is, a process of storing energy in the storage structure of the to-be-written cell, where one of the visual representations of the stored energy in the storage structure of the to-be-written cell is a change in voltage value.
According to the data writing unit provided by the embodiment of the invention, the first logic operation module and the second logic operation module with different writing powers are used for performing data writing operation on the unit to be written, and the mode that the second logic operation module with higher writing power is only started under the preset condition is limited, so that the purposes of shortening data writing time and reducing the deviation between the actually written data voltage value and the theoretically required data voltage value on the premise of not influencing the normal work of the unit to be written are achieved.
In an embodiment of the invention, the second logic operation module 20 is configured to determine whether to write the second circuit parameter according to a comparison result between the first circuit parameter and at least one preset parameter threshold. Preferably, if it is determined to write the second circuit parameter, the second logic operation module 20 is configured to determine a write time (i.e., a start node) and a write duration of the second circuit parameter according to the first circuit parameter and/or a comparison result of the first circuit parameter and at least one preset parameter threshold, i.e., determine a preset time period for writing the second circuit parameter.
In another embodiment of the present invention, the write time (i.e. the start node) is set according to the actual situation. For example, the write duration of the first circuit parameter is 3 microseconds, and the write duration of the second circuit parameter replacing the first circuit parameter is 1 microsecond, so that the 1 microsecond may be any 1 microsecond of the 3 microseconds.
It should be noted that the parameter threshold may be set according to the actual situation of the unit to be written, and this is not limited in the embodiment of the present invention.
For example, in an embodiment of the present invention, the theoretical value of the first circuit parameter is 3V voltage, and the parameter threshold is 2.5V. Then, at the voltage of 3V, the first logic operation module can write data normally, but due to the circuit structure and the like, when the value of the first circuit parameter is lower than 2.5V, the situation that the write voltage is insufficient occurs, and at this time, since the first circuit parameter is smaller than the parameter threshold value, the second logic operation module performs the write operation instead of the first logic operation module.
It should be understood that the second logic operation module 20 performs input operation within a preset time period, where a writing time (i.e., a starting node), a writing duration, and the like of the preset time period may be set according to an actual situation, and this is not limited in the embodiment of the present invention. It should be appreciated that the setting of the preset time period provides a precondition for accurately adjusting the value of the data voltage actually written. In addition, it should be understood that, in the embodiment of the present invention, parameters such as the writing time and the writing duration of the preset time period are not uniformly limited, and the adaptability and the application universality of the data writing unit provided in the embodiment of the present invention can be improved.
Fig. 2 is a schematic view illustrating an application structure of a data writing unit according to another embodiment of the present invention. As shown in fig. 2, the embodiment of the present invention applies the data writing unit to the data writing process of the display panel. Specifically, the data writing unit provided by the embodiment of the present invention includes the driving circuit 31, and the unit to be written includes the display panel 32.
Specifically, the driving circuit 31 includes a first logical operation block 311 and a second logical operation block 312. The first logic operation module 311 includes an input terminal 3111 and a one-way switch 3112, wherein one end of the one-way switch 3112 is connected to the input terminal 3111, and the other end is connected to the data output terminal 313 of the data writing unit, it should be understood that the one-way switch 3112 is used for ensuring one-way output of the input terminal 3111; the second logic operation module 312 includes a power input terminal 3121 and a switch 3122, wherein one end of the switch 3122 is connected to the power input terminal 3121, and the other end is connected to the data output terminal 313 of the data writing unit.
In addition, specifically, the display panel 32 includes a storage capacitor 321, wherein one end of the storage capacitor 321 is connected to the data output end 313 of the data writing unit, and the other end is connected to other circuit structures (not shown in the figure) of the display panel 32.
It should be understood that the switch 3122 is used for controlling whether the power input terminal 3121 is inputted, that is, the switch 3122 is used for controlling the second logic operation module 312 to input only under the preset condition.
In addition, it should be noted that the one-way switch 3112 is used to ensure one-way input of the input terminal 3111, that is, the one-way switch 3112 can avoid interference of other signals to the input terminal 3111, thereby ensuring stability of output of the input terminal 3111.
In an embodiment of the invention, the unidirectional switch 3112 may be a CMOS switch transistor.
In the practical application process, the first logic operation module 311 is started, the voltage data is written into the storage capacitor 321 in the display panel 32 by using the data write voltage input by the input terminal 3111, a preset condition is set in the data write stage, the second logic operation module 312 is started under the preset condition, and the voltage data is written into the storage capacitor 321 in the display panel 32 by using the power voltage input by the power input terminal 3121, so that the purpose of shortening the data write time of the storage capacitor 321 is achieved.
It should be understood that the power input terminal 3121 of the second logic operation module 312 may have other input structures as long as the write power of the input structure is ensured to be larger than the write power of the input terminal 3111 of the first logic operation module 311.
It should be noted that the specific structure of the storage capacitor 321 shown in the figure, which is connected to the terminal far from the output terminal of the driving circuit 31, may be set according to actual situations, and this is not limited in the embodiment of the present invention. For example, in other embodiments, the corresponding connections to other nodes may be made without departing from the scope of the present invention; for another example, in other embodiments, the corresponding connection to other memory structures (including but not limited to inductance, capacitance, etc.) may be made without departing from the scope of the present invention.
In addition, in the embodiment of the present invention, the storage capacitor 321 in the display panel 32 is also exemplary, and may be replaced by another storage structure, which is not limited in the embodiment of the present invention.
The data writing unit provided by the embodiment of the invention achieves the purpose of writing data in the display panel by means of the first logic operation module and the second logic operation module, reduces the deviation between the data voltage value actually written by the display panel and the data voltage value theoretically required by the display panel by using the preset condition, fully avoids the phenomenon of insufficient data writing of the display panel, and further fully avoids the condition of display brightness distortion of the display panel.
Note that the specific structures of the first logic operation module 311 and the second logic operation module 312 of the data writing unit provided in the embodiment of the present invention are merely exemplary and are not intended to limit the present invention, and other circuit structures capable of implementing the same function all fall within the protection scope of the present invention.
In an embodiment of the present invention, the data writing unit further includes a second unidirectional switch, wherein one end of the second unidirectional switch is connected to the parallel output ends of the first logic operation module 311 and the second logic operation module 312, the other end of the second unidirectional switch is connected to the data output end 313 of the data writing unit, and the second unidirectional switch is configured to ensure unidirectional output of the data output end 313 of the data writing unit. It should be noted that the second unidirectional switch can sufficiently prevent the backflow phenomenon at the data output terminal 313 of the data writing unit, thereby ensuring unidirectional output at the data output terminal 313 of the data writing unit.
Fig. 3 is a schematic diagram illustrating data voltage comparison of a data writing unit in a data writing process according to an embodiment of the invention. In the embodiment of the present invention, the unit to be written is a storage capacitor of the display panel, and the data writing unit mentioned in the embodiment of the present invention and the data writing unit in the prior art are respectively adopted to perform the data voltage writing operation on the storage capacitor (i.e., perform the charging operation on the storage capacitor).
As shown in fig. 3, the abscissa is the data writing time T, and the ordinate is the voltage V of the storage capacitor. Wherein, the straight line L is a data voltage value theoretically required by the storage capacitor; a curve L1 is a voltage variation curve of the storage capacitor when the storage capacitor is charged by the existing data writing unit; the curve L2 is a voltage variation curve of the storage capacitor when the data writing unit according to the embodiment of the present invention is used to charge the storage capacitor.
As can be clearly seen from analyzing fig. 3, compared with the prior art, the data writing unit provided in the embodiment of the present invention can significantly improve the charging effect on the storage capacitor, and the shorter the charging time is, the more significantly the charging effect is improved.
Fig. 4 is a schematic view illustrating an application structure of a data writing unit according to another embodiment of the present invention. The embodiment of the present invention is extended based on the embodiment shown in fig. 2, and the embodiment of the present invention is basically the same as the embodiment shown in fig. 2, and the differences are emphasized below, and the description of the same parts is omitted.
As shown in fig. 4, in the embodiment of the present invention, the display panel 32 (i.e., the cell to be written) further includes a parasitic inductor 323 and a parasitic capacitor 322. Specifically, one end of the parasitic inductor 323 is connected to the data output terminal 313 of the data writing unit, the other end is connected to the storage capacitor 321 and the parasitic capacitor 322 in parallel, and the end of the parasitic capacitor 322 not connected to the parasitic inductor 323 is grounded.
It should be understood that the parasitic inductance 323 and the parasitic capacitance 322 are equivalent capacitance and equivalent inductance obtained according to the structural equivalents of resistors, chip pins, elements, and the like.
In addition, it should be understood that only one of the parasitic inductor 323 and the parasitic capacitor 322 may be provided, and the embodiment of the invention is not limited to the parasitic inductor 323 and the parasitic capacitor 322 being present at the same time.
In addition, it should be noted that the ground node and the like connected to the other ends of the storage capacitor 321 and the parasitic capacitor 322 shown in the figure are only exemplary and are not used to limit the embodiment of the present invention. For example, in other embodiments, the corresponding connections to other nodes may be made without departing from the scope of the present invention; for another example, in other embodiments, the corresponding connection to other memory structures (including but not limited to inductance, capacitance, etc.) may be made without departing from the scope of the present invention.
That is to say, in the embodiment of the present invention, the to-be-written unit may include not only the storage capacitor 321, but also other storage structures such as the parasitic inductor 323 and the parasitic capacitor 322, so as to further improve the adaptability of the data writing unit provided in the embodiment of the present invention.
In an embodiment of the present invention, a driver chip is further provided, where the driver chip includes the data writing unit according to any one of the above embodiments.
In an embodiment of the present invention, a display device is further provided, where the display device includes a display panel and a driving chip bonded to the display panel, and the driving chip is the driving chip mentioned in the above embodiment; the display panel comprises a unit to be written, and the unit to be written is electrically connected with the data writing unit in the driving chip.
Fig. 5 is a flowchart illustrating a data writing method according to an embodiment of the invention. As shown in fig. 5, the data writing method according to the embodiment of the present invention includes the following steps.
Step S10: the first circuit parameter is written.
Step S20: and writing a second circuit parameter to replace the first circuit parameter under a preset condition, wherein the writing power of the second circuit parameter is greater than that of the first circuit parameter.
It should be noted that the preset condition may be set according to actual conditions, as long as the second circuit parameter can cooperate with the first circuit parameter to complete the data writing operation, which is not limited in the embodiments of the present invention.
In the practical application process, first, a first circuit parameter is written to perform data writing operation, then, under a preset condition, a second circuit parameter is written to replace the first circuit parameter to perform data writing operation, wherein the writing power of the second circuit parameter is larger than that of the first circuit parameter.
According to the data writing method provided by the embodiment of the invention, the data writing time is shortened and the deviation between the actually written data voltage value of the to-be-written unit and the theoretically required data voltage value is reduced by starting the second circuit parameter with higher writing power under the preset condition to perform the data writing operation.
In an embodiment of the present invention, the writing the second circuit parameter to replace the first circuit parameter under the predetermined condition includes: and determining a comparison result of the first circuit parameter and at least one preset parameter threshold value, and judging whether to write in the second circuit parameter. That is, in the embodiment of the present invention, the comparison result between the first circuit parameter and the preset at least one parameter threshold is used to determine whether to write the second circuit parameter.
The parameter threshold value may be set according to the actual condition of the unit to be written, and this is not limited in the embodiment of the present invention.
In an embodiment of the present invention, if it is determined to write the second circuit parameter, a write time (i.e. a start node) and a write duration of the second circuit parameter are determined according to the first circuit parameter and/or a comparison result of the first circuit parameter and at least one preset parameter threshold, that is, a preset time period for writing the second circuit parameter is determined.
Preferably, the second circuit parameter is a supply voltage.
Preferably, the preset time period for writing the second circuit parameter is determined according to the write power of the first circuit parameter and the second circuit parameter. That is to say, the write time, the write duration and other parameters of the preset time period are determined according to the write power of the first circuit parameter and the second circuit parameter, so that the setting of the preset time period is more reasonable, and the purpose of reducing the data write time is achieved. For example, when the write power of the first circuit parameter is m and the write power of the second circuit parameter is 5m, the write duration of the preset time period is defined as n; when the write power of the first circuit parameter is m and the write power of the second circuit parameter is 3m, the write duration of the preset time period is defined to be 2 n.
Preferably, the write time of the preset time period is synchronized with the input start node of the first circuit parameter. That is, when the first circuit parameter starts writing data, the second circuit parameter also starts writing data synchronously. It should be understood that the way of setting the writing time of the preset time period of the second circuit parameter to be synchronous with the input start node of the first circuit parameter not only can fully avoid the possible adverse effect of the second circuit parameter on the unit to be written (such as causing the voltage value of the data actually written into the unit to be written to deviate from the theoretically required voltage value), but also can provide precondition for the writing process of adjusting and correcting the data at any time.
It should be noted that the writing time of the preset time period may not be synchronized with the input start node of the first circuit parameter, as long as the writing time of the preset time period is in the input initial stage of the first circuit parameter.
In addition, it should be understood that, in the preset time period for writing data in the second circuit parameter, the first circuit parameter may write data normally or may also stop writing data, which is not limited in the embodiments of the present invention.
In the several embodiments provided in the present application, it should be understood that the disclosed system, functional modules and method may be implemented in other ways. For example, the above-described apparatus embodiments are merely illustrative, and for example, the division of the modules is only one logical division, and other divisions may be realized in practice, for example, a plurality of modules may be combined or integrated into another system, or some features may be omitted, or not executed.
In addition, functional modules in the embodiments of the present invention may be integrated into one processing unit, or each module may exist separately and physically. The integrated module can be realized in a form of hardware or a form of a software functional unit.
The integrated module, if implemented in the form of a software functional unit and sold or used as a stand-alone product, may be stored in a computer readable storage medium. Based on such understanding, the technical solution of the present invention may be embodied in the form of a software product, which is stored in a storage medium and includes instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and other various media capable of storing program codes.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents and the like that are within the spirit and principle of the present invention are included in the present invention.
Claims (9)
1. A data write-in unit is characterized in that the data write-in unit comprises a first logic operation module, a second logic operation module and a data output end, wherein the first logic operation module and the second logic operation module are connected in parallel with the same data output end,
the first logic operation module is used for writing a first circuit parameter, the second logic operation module is used for writing a second circuit parameter to replace the first circuit parameter under a preset condition, and the writing power of the second logic operation module is greater than that of the first logic operation module;
wherein writing a second circuit parameter under a preset condition instead of the first circuit parameter comprises:
judging whether a second circuit parameter is written in according to a comparison result of the first circuit parameter and at least one preset parameter threshold value;
and if the second circuit parameter is determined to be written, determining the writing time and the writing duration of the second circuit parameter according to the first circuit parameter and/or the comparison result, and writing the second circuit parameter to replace the first circuit parameter.
2. The data write unit of claim 1, wherein the first logical operation module further comprises a first unidirectional switch connected to the data output terminal, wherein the first unidirectional switch is to guarantee unidirectional output of the first logical operation module.
3. The data writing unit of claim 1, further comprising a second unidirectional switch at the data output, wherein the second unidirectional switch is to ensure unidirectional output of the data output.
4. The data writing unit of claim 1, wherein the second circuit parameter is a power supply voltage of the data writing unit.
5. A driver chip characterized by comprising the data writing unit according to any one of claims 1 to 4.
6. A display device, comprising a display panel and a driving chip bonded to the display panel, wherein the driving chip is the driving chip according to claim 5; the display panel comprises a unit to be written, and the unit to be written is electrically connected with the data writing unit in the driving chip.
7. The display device according to claim 6, wherein the unit to be written includes a storage capacitance and/or a parasitic capacitance and/or a storage inductance and/or a parasitic inductance.
8. A method of writing data, comprising:
writing a first circuit parameter;
writing a second circuit parameter to replace the first circuit parameter under a preset condition, wherein the writing power of the second circuit parameter is greater than that of the first circuit parameter;
wherein writing a second circuit parameter to replace the first circuit parameter under a preset condition comprises:
determining a comparison result of the first circuit parameter and at least one preset parameter threshold value, and judging whether a second circuit parameter is written in;
and if the second circuit parameter is determined to be written, determining the writing time and the writing duration of the second circuit parameter according to the first circuit parameter and/or the comparison result, and writing the second circuit parameter to replace the first circuit parameter.
9. The data writing method according to claim 8, wherein the second circuit parameter is a power supply voltage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910150956.2A CN109697959B (en) | 2019-02-28 | 2019-02-28 | Data writing unit, data writing method, driving chip and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910150956.2A CN109697959B (en) | 2019-02-28 | 2019-02-28 | Data writing unit, data writing method, driving chip and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109697959A CN109697959A (en) | 2019-04-30 |
| CN109697959B true CN109697959B (en) | 2020-09-29 |
Family
ID=66233581
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910150956.2A Active CN109697959B (en) | 2019-02-28 | 2019-02-28 | Data writing unit, data writing method, driving chip and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109697959B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1845231A (en) * | 2006-05-12 | 2006-10-11 | 友达光电股份有限公司 | Method for efficiently charging for organic light-emitting diode matrix capacitance |
| US9495913B2 (en) * | 2012-11-20 | 2016-11-15 | Samsung Display Co., Ltd. | Organic light emitting diode (OLED) pixel, display device including the same and driving method thereof |
| CN107767837A (en) * | 2017-12-08 | 2018-03-06 | 京东方科技集团股份有限公司 | Drive adjustment circuit and method of adjustment, display device |
| CN108538232A (en) * | 2017-03-06 | 2018-09-14 | 联咏科技股份有限公司 | The drive integrated circult of display panel is fanned out to compensation method with it |
| CN208014348U (en) * | 2018-04-24 | 2018-10-26 | 合肥京东方光电科技有限公司 | A kind of pixel-driving circuit and display device |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015019543A1 (en) * | 2013-08-05 | 2015-02-12 | パナソニック株式会社 | Display panel and display panel driving method |
| JP6439419B2 (en) * | 2014-12-05 | 2018-12-19 | セイコーエプソン株式会社 | Drivers and electronic devices |
| KR102307500B1 (en) * | 2015-03-20 | 2021-10-01 | 삼성디스플레이 주식회사 | Pixel Circuit for Display Apparatus and Display Apparatus including Thereof |
| CN109192168B (en) * | 2018-10-17 | 2021-08-20 | 维沃移动通信有限公司 | Pixel charging method and electronic equipment |
-
2019
- 2019-02-28 CN CN201910150956.2A patent/CN109697959B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1845231A (en) * | 2006-05-12 | 2006-10-11 | 友达光电股份有限公司 | Method for efficiently charging for organic light-emitting diode matrix capacitance |
| US9495913B2 (en) * | 2012-11-20 | 2016-11-15 | Samsung Display Co., Ltd. | Organic light emitting diode (OLED) pixel, display device including the same and driving method thereof |
| CN108538232A (en) * | 2017-03-06 | 2018-09-14 | 联咏科技股份有限公司 | The drive integrated circult of display panel is fanned out to compensation method with it |
| CN107767837A (en) * | 2017-12-08 | 2018-03-06 | 京东方科技集团股份有限公司 | Drive adjustment circuit and method of adjustment, display device |
| CN208014348U (en) * | 2018-04-24 | 2018-10-26 | 合肥京东方光电科技有限公司 | A kind of pixel-driving circuit and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109697959A (en) | 2019-04-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN203800810U (en) | Voltage regulating device, voltage regulator, and system including the voltage regulating device or the voltage regulator | |
| CN101770809B (en) | Recovery for non-volatile memory after power loss | |
| CN104867472A (en) | Shift register unit, gate drive circuit and display device | |
| CN106710507B (en) | Gate driving circuit, gate driving method and display device | |
| CN105958817A (en) | Charge pump circuit | |
| CN105981104A (en) | Apparatus for adaptive write assist for memory | |
| EP3002701A1 (en) | Program data updating method and device | |
| CN109697959B (en) | Data writing unit, data writing method, driving chip and display device | |
| CN104518486A (en) | Discharge circuit for quickly discharging capacitor after powering off | |
| CN100449364C (en) | Method of supplying power to scan line driving circuit, and power supply circuit | |
| EP0727869A1 (en) | Booster | |
| US20200341652A1 (en) | Input/output delay optimization method, electronic system and memory device using the same | |
| CN113140953B (en) | Laser signal control method and device, laser and readable storage medium | |
| CN101604277A (en) | I 2C bus verification system and method | |
| CN109599049A (en) | A kind of test macro and test method of display panel | |
| CN111312313A (en) | Circuit for quickly switching voltage of charge pump | |
| US11282908B2 (en) | Control methods and control devices for display power supply | |
| JP3088247B2 (en) | Nonvolatile semiconductor memory device and erasing method therefor | |
| CN113643645A (en) | Display panel, display panel driving method and display | |
| CN114696787B (en) | Delay circuit with power synchronization function | |
| CN211655310U (en) | Electro-optical Q switch driver | |
| US20240143063A1 (en) | Power-on control method, electronic device, and storage medium | |
| US11482160B2 (en) | Driving device and driving method of display panel to detect whether sub-pixel circuit is in abnormal open state | |
| CN114583676B (en) | Circuit and method for reducing LDO output voltage overshoot | |
| CN114267395B (en) | Programming pulse width adjusting circuit, adjusting method, programming circuit and flash memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |