CN109684101A - A kind of FC_AE_ASM network protocol processing engine circuit - Google Patents

A kind of FC_AE_ASM network protocol processing engine circuit Download PDF

Info

Publication number
CN109684101A
CN109684101A CN201811523231.5A CN201811523231A CN109684101A CN 109684101 A CN109684101 A CN 109684101A CN 201811523231 A CN201811523231 A CN 201811523231A CN 109684101 A CN109684101 A CN 109684101A
Authority
CN
China
Prior art keywords
message
asm
processing module
queue
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201811523231.5A
Other languages
Chinese (zh)
Other versions
CN109684101B (en
Inventor
田泽
张荣华
郭亮
刘浩
黎小玉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Xiangteng Microelectronics Technology Co Ltd
Original Assignee
Xian Aeronautics Computing Technique Research Institute of AVIC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Aeronautics Computing Technique Research Institute of AVIC filed Critical Xian Aeronautics Computing Technique Research Institute of AVIC
Priority to CN201811523231.5A priority Critical patent/CN109684101B/en
Publication of CN109684101A publication Critical patent/CN109684101A/en
Application granted granted Critical
Publication of CN109684101B publication Critical patent/CN109684101B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogram communication
    • G06F9/546—Message passing systems or structures, e.g. queues
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogram communication
    • G06F9/544—Buffers; Shared memory; Pipes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/50—Queue scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/12—Protocol engines
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Security & Cryptography (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)

Abstract

The invention belongs to field of computer technology, there is provided a kind of FC_AE_ASM network protocol processing engine circuit, comprising: FC_AE_ASM message processing module (1), host interface module (2), FC-2 processing module (3), time synchronization module (4), register access interface module (5).The present invention is that the application of FC-AE-ASM agreement provides a kind of pure hardware circuit implementation method, do not limit support the number of message id, same type message can shared buffer, and buffer area number is configurable, and scalability is strong, and use is more flexible.

Description

A kind of FC_AE_ASM network protocol processing engine circuit
Technical field
The invention belongs to field of computer technology, are related to a kind of FC_AE_ASM network protocol processing engine circuit.
Background technique
FC (Fibre Channel, optical-fibre channel) with its Gbit transmission rate, strong antijamming capability, it is light-weight, be suitble to height The inherent technologies advantages such as fast remote transmission become the airborne backbone communication network first choice of opportunity of combat of new generation, FC_AE_ASM agreement Realization is the core and key of FC network development, and a kind of FC_AE_ASM network protocol processing engine circuit proposed in the present invention is unlimited Surely support the number of message id, same type message can shared buffer, and buffer area number is configurable, and scalability is strong, uses spirit It is living.
Summary of the invention
Goal of the invention:
The present invention provides a kind of FC_AE_ASM network protocol processing engine circuit, does not limit number, the same type for supporting message id Message can shared buffer, and buffer area number is configurable, and scalability is strong, and use is more flexible.
Technical solution:
The technical solution of the invention is as follows:
A kind of FC_AE_ASM network protocol processing engine circuit, comprising: FC_AE_ASM message processing module 1, host interface mould Block 2, FC-2 processing module 3, time synchronization module 4, register access interface module 5；
FC_AE_ASM message processing module 1: transmitting-receiving scheduling, every kind of data type are carried out according to network data message type Transmitting-receiving use page management approach, data carry out tissue using ASM format, pass through register access interface module 5 and realize pair The configuration management of ASM message；
Host interface module 2: access of the host to 1 internal resource of FC_AE_ASM message processing module, FC_AE_ are realized Interruption and FC_AE_ASM message processing module 1 of the ASM message processing module 1 to host access the DMA of host memory；
FC-2 processing module 3: realizing will be through treated message groups the are woven to FC frame hair of FC_AE_ASM message processing module 1 It send to FC network；The reception of FC frame is completed, and submits to the processing of FC_AE_ASM message processing module 1；
Time synchronization module 4: local devices RTC clock, global task system RTC clock and global network calendar are realized Time；
Register access interface module 5: the interface to FC-ASM protocol process module internal resource access control is provided.
For FC_AE_ASM message processing module 1 using service queue type dispatch mode is based on, messaging flow is as follows:
Message is sent:
--- message, which is sent, to be supported to emergency message transmit queue, event message transmit queue, flow message transmit queue three The configuration of kind type of service queue；
--- it is wherein tightly message and the 32 buffer cell management of support of event message transmit queue maximum, flow message is sent Queue maximum supports 16 buffer cell management；
--- when urgent or event message is sent, it is empty to allocate data filling to be sent in advance any logic in queue Between (1~32), flow message send when, will data to be sent address filling cache management register in；
--- scheduling is then completed message sending according to priority configuration information by transmission scheduler.
Message sink:
--- message sink is supported to emergency message transmit queue, event message transmit queue, flow message transmit queue three The configuration of kind type of service queue；
--- wherein emergency message and event message reception queue maximum support 512 buffer cell management,
Flow message receiving queue maximum supports 32 buffer cell management.All message ids share depositing in same type queue Store up space；
--- when urgent or event message reception, logic can arrive the data of same type according to received sequencing storage In currently available logic unit, user's access evidence is reinformed；
--- when flow message receives, logic will receive complete data, store according to sequencing to currently available In logic unit, user's access evidence is reinformed.
The utility model has the advantages that
The present invention provides a kind of pure hardware circuit implementation method for the application of FC-AE-ASM agreement, does not limit support and disappears Cease the number of ID, same type message can shared buffer, and buffer area number is configurable, and scalability is strong, and use is more flexible.
Detailed description of the invention
Fig. 1 is FC_AE_ASM network protocol processing engine circuit structure diagram.
Specific embodiment
In the following with reference to the drawings and specific embodiments, technical solution of the present invention is clearly and completely stated.Obviously, The embodiment stated is only a part of the embodiment of the present invention, instead of all the embodiments, based on the embodiments of the present invention, Those skilled in the art are not making creative work premise every other embodiment obtained, belong to guarantor of the invention Protect range.
As shown in Figure 1, a kind of FC_AE_ASM network protocol processing engine circuit, it is characterised in that the circuit includes 5 parts: FC_AE_ASM message processing module 1, host interface module 2, FC-2 processing module 3, time synchronization module 4, register access connect Mouth mold block 5.Wherein:
FC_AE_ASM message processing module 1: transmitting-receiving scheduling, every kind of data type are carried out according to network data message type Transmitting-receiving use page management approach, data carry out tissue using ASM format, pass through register access interface module 5 and realize pair The configuration management of ASM message；
Host interface module 2: access of the host to 1 internal resource of FC_AE_ASM message processing module, FC_AE_ are realized Interruption and FC_AE_ASM message processing module 1 of the ASM message processing module 1 to host access the DMA of host memory；
FC-2 processing module 3: realizing will be through treated message groups the are woven to FC frame hair of FC_AE_ASM message processing module 1 It send to FC network；The reception of FC frame is completed, and submits to the processing of FC_AE_ASM message processing module 1；
Time synchronization module 4: local devices RTC clock, global task system RTC clock and global network calendar are realized Time；
Register access interface module 5: the interface to FC-ASM protocol process module internal resource access control is provided.
A kind of FC_AE_ASM network protocol processing engine circuit, which is characterized in that FC_AE_ASM message processing module 1 uses base In service queue type dispatch mode, messaging flow is as follows:
A. message is sent:
--- message, which is sent, to be supported to emergency message transmit queue, event message transmit queue, flow message transmit queue three The configuration of kind type of service queue；
--- it is wherein tightly message and the 32 buffer cell management of support of event message transmit queue maximum, flow message is sent Queue maximum supports 16 buffer cell management；
--- when urgent or event message is sent, it is empty to allocate data filling to be sent in advance any logic in queue Between (1~32), flow message send when, will data to be sent address filling cache management register in；
--- scheduling is then completed message sending according to priority configuration information by transmission scheduler.
B. message sink:
--- message sink is supported to emergency message transmit queue, event message transmit queue, flow message transmit queue three The configuration of kind type of service queue；
--- wherein emergency message and event message reception queue maximum support 512 buffer cell management, and flow message connects It receives queue maximum and supports 32 buffer cell management.All message ids share the memory space in same type queue；
--- when urgent or event message reception, logic can arrive the data of same type according to received sequencing storage In currently available logic unit, user's access evidence is reinformed；
--- when flow message receives, logic will receive complete data, store according to sequencing to currently available In logic unit, user's access evidence is reinformed.

Claims (2)

1. a kind of FC_AE_ASM network protocol processing engine circuit characterized by comprising FC_AE_ASM message processing module (1), Host interface module (2), FC-2 processing module (3), time synchronization module (4), register access interface module (5)；
FC_AE_ASM message processing module (1): carrying out transmitting-receiving scheduling according to network data message type, every kind of data type Transmitting-receiving uses page management approach, and data carry out tissue using ASM format, passes through register access interface module (5) realization pair The configuration management of ASM message；
Host interface module (2): access of the host to FC_AE_ASM message processing module (1) internal resource, FC_AE_ are realized The DMA of host memory is visited in interruption and FC_AE_ASM message processing module (1) of the ASM message processing module (1) to host It asks；
FC-2 processing module (3): realizing will be through FC_AE_ASM message processing module (1) treated message groups are woven to FC frame hair It send to FC network；The reception of FC frame is completed, and submits to FC_AE_ASM message processing module (1) processing；
Time synchronization module (4): when realizing local devices RTC clock, global task system RTC clock and global network calendar Between；
Register access interface module (5): the interface to FC-ASM protocol process module internal resource access control is provided.
2. a kind of FC_AE_ASM network protocol processing engine circuit as described in claim 1, which is characterized in that FC_AE_ASM message For processing module (1) using service queue type dispatch mode is based on, messaging flow is as follows:
A. message is sent:
--- message, which is sent, to be supported to three kinds of emergency message transmit queue, event message transmit queue, flow message transmit queue industry The configuration of service type queue；
--- it is wherein tightly that message and event message transmit queue maximum support 32 buffer cell management, flow message transmit queue Maximum supports 16 buffer cell management；
--- when urgent or event message is sent, allocate data filling to be sent in advance any logical space (1 in queue It~32), will be in the address filling cache management register of data to be sent when, flow message is sent；
--- scheduling is then completed message sending according to priority configuration information by transmission scheduler.
B. message sink:
--- message sink is supported to three kinds of emergency message transmit queue, event message transmit queue, flow message transmit queue industry The configuration of service type queue；
--- wherein emergency message and event message reception queue maximum support 512 buffer cell management, and flow message receives team Column are maximum to support 32 buffer cell management.All message ids share the memory space in same type queue；
--- when urgent or event message reception, logic can store the data of same type to current according to received sequencing In available logic unit, user's access evidence is reinformed；
--- when flow message receives, logic will receive complete data, according to sequencing storage to currently available logic In unit, user's access evidence is reinformed.
CN201811523231.5A 2018-12-12 2018-12-12 FC_AE_ASM protocol processing engine circuit Active CN109684101B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811523231.5A CN109684101B (en) 2018-12-12 2018-12-12 FC_AE_ASM protocol processing engine circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811523231.5A CN109684101B (en) 2018-12-12 2018-12-12 FC_AE_ASM protocol processing engine circuit

Publications (2)

Publication Number Publication Date
CN109684101A true CN109684101A (en) 2019-04-26
CN109684101B CN109684101B (en) 2023-07-07

Family

ID=66187706

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811523231.5A Active CN109684101B (en) 2018-12-12 2018-12-12 FC_AE_ASM protocol processing engine circuit

Country Status (1)

Country Link
CN (1) CN109684101B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101795266A (en) * 2009-12-31 2010-08-04 中国航空工业集团公司第六三一研究所 Avionics any source multicast (ASM) protocol controller
CN102201978A (en) * 2011-03-21 2011-09-28 北京航空航天大学 Avionics fiber channel network multiprotocol controller and controlling method thereof
EP2523117A1 (en) * 2011-05-11 2012-11-14 Telefonaktiebolaget L M Ericsson (publ) Interface module for HW block
CN105515673A (en) * 2015-11-27 2016-04-20 中国航空工业集团公司沈阳飞机设计研究所 Optical fiber channel node card
CN108614756A (en) * 2016-12-12 2018-10-02 中国航空工业集团公司西安航空计算技术研究所 FC-AE-ASM protocol processing chips with temp monitoring function
CN108614800A (en) * 2016-12-12 2018-10-02 中国航空工业集团公司西安航空计算技术研究所 FC-AE-ASM protocol processing chip circuit structures

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101795266A (en) * 2009-12-31 2010-08-04 中国航空工业集团公司第六三一研究所 Avionics any source multicast (ASM) protocol controller
CN102201978A (en) * 2011-03-21 2011-09-28 北京航空航天大学 Avionics fiber channel network multiprotocol controller and controlling method thereof
EP2523117A1 (en) * 2011-05-11 2012-11-14 Telefonaktiebolaget L M Ericsson (publ) Interface module for HW block
CN105515673A (en) * 2015-11-27 2016-04-20 中国航空工业集团公司沈阳飞机设计研究所 Optical fiber channel node card
CN108614756A (en) * 2016-12-12 2018-10-02 中国航空工业集团公司西安航空计算技术研究所 FC-AE-ASM protocol processing chips with temp monitoring function
CN108614800A (en) * 2016-12-12 2018-10-02 中国航空工业集团公司西安航空计算技术研究所 FC-AE-ASM protocol processing chip circuit structures

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
BIN LIU: "Modeling and Performance Analysis of FC-AE-ASM Which Base on PETRI Net Theory", 《2010 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SOFTWARE ENGINEERING》 *
李攀: "FC协议处理芯片设计与实现", 《电子技术应用》 *
李攀等: "FC-AE-ASM协议优化设计", 《计算机工程与科学》 *

Also Published As

Publication number Publication date
CN109684101B (en) 2023-07-07

Similar Documents

Publication Publication Date Title
CN103210619B (en) For nothing lock and the zero-copy messaging plan of communication network application
CN111651377B (en) Elastic shared buffer for on-chip message processing
CN106980582B (en) Data processing method and device
CN104796337A (en) Method and device for forwarding message
KR20130099185A (en) A method and system for improved multi-cell support on a single modem board
CN102340734B (en) Position application management method and device
CN101309261B (en) Network datagram processing method, system and device
CN109691179A (en) A kind of conversation shift method and apparatus
CN110046050A (en) A kind of device and method of internuclear data transmission
CN102932262A (en) Network processor and image realizing method thereof
US20200348989A1 (en) Methods and apparatus for multiplexing data flows via a single data structure
CN100407619C (en) Method for implementing switching between main and standby port by network processor
CN104754521A (en) Message transmitting method, wireless access point, wireless controller and system
CN102984089A (en) Method and device for traffic management and scheduling
CN105530157A (en) Method for sharing credit by multiple virtual links in AFDX (Avionics Full Duplex Switched Ethernet) network switch
CN109684101A (en) A kind of FC_AE_ASM network protocol processing engine circuit
CN102170401B (en) Method and device of data processing
CN107436876A (en) File division system and method
CN203180927U (en) Beidou satellite based communication terminal equipment
CN103118023B (en) A kind of method and system of the data of transmission specification in a network
CN102110074B (en) Multi-core processor and flow classification control device and method thereof
CN111416654B (en) Satellite virtualization gateway station transmission architecture based on hardware acceleration
CN103036815A (en) Information and communication technology (ICT) fusion system
CN102905197B (en) The device of video dispatching method and data processing method and correspondence and system
CN101989250A (en) Serial communication method and system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20230719

Address after: Room S303, innovation building, No.25, Gaoxin 1st Road, Xi'an, Shaanxi 710054

Patentee after: XI'AN XIANGTENG MICROELECTRONICS TECHNOLOGY Co.,Ltd.

Address before: No.15, Jinye 2nd Road, Xi'an, Shaanxi 710000

Patentee before: AVIC XI''AN AERONAUTICS COMPUTING TECHNIQUE RESEARCH INSTITUTE

TR01 Transfer of patent right