CN109639381B - Host software timing method for safety computer platform of urban rail transit signal system - Google Patents

Host software timing method for safety computer platform of urban rail transit signal system Download PDF

Info

Publication number
CN109639381B
CN109639381B CN201811503183.3A CN201811503183A CN109639381B CN 109639381 B CN109639381 B CN 109639381B CN 201811503183 A CN201811503183 A CN 201811503183A CN 109639381 B CN109639381 B CN 109639381B
Authority
CN
China
Prior art keywords
timing
count value
time
time difference
preset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201811503183.3A
Other languages
Chinese (zh)
Other versions
CN109639381A (en
Inventor
王伟
张建明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Traffic Control Technology TCT Co Ltd
Original Assignee
Traffic Control Technology TCT Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Traffic Control Technology TCT Co Ltd filed Critical Traffic Control Technology TCT Co Ltd
Priority to CN201811503183.3A priority Critical patent/CN109639381B/en
Publication of CN109639381A publication Critical patent/CN109639381A/en
Application granted granted Critical
Publication of CN109639381B publication Critical patent/CN109639381B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0682—Clock or time synchronisation in a network by delay compensation, e.g. by compensation of propagation delay or variations thereof, by ranging
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0658—Clock or time synchronisation among packet nodes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/40169—Flexible bus arrangements
    • H04L12/40176—Flexible bus arrangements involving redundancy
    • H04L12/40189—Flexible bus arrangements involving redundancy by using a plurality of bus systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L2012/40267—Bus for use in transportation systems
    • H04L2012/40293—Bus for use in transportation systems the transportation system being a train

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Hardware Redundancy (AREA)

Abstract

The embodiment of the invention provides a method for timing host software of a safety computer platform of an urban rail transit signal system, which comprises the following steps: performing second calibration between two microcontrollers A1 and A2 and between two microcontrollers B1 and B2 which correspond to the first mainboard A and the second mainboard B respectively in a hardware interrupt manner; two pairs of microcontrollers A1 and B1 and A2 and B2 corresponding to the first mainboard A and the second mainboard B respectively adopt a network bus with fixed network delay to carry out two-by-two timing. According to the time correction method provided by the embodiment of the invention, time correction is carried out in a two-out-of-two hardware interrupt mode, so that the time correction precision is improved, and the software consumption is reduced; the two-by-two time calibration is completed through a network bus of fixed network delay, namely the two-by-two time calibration precision is improved in a fixed time compensation mode, and the time calibration precision is obviously improved based on a two-by-two-out-of-two safety computer platform architecture.

Description

Host software timing method for safety computer platform of urban rail transit signal system
Technical Field
The embodiment of the invention relates to the technical field of rail transit, in particular to a method for timing host software of a safety computer platform of an urban rail transit signal system.
Background
The urban rail transit signal system widely adopts a two-by-two-out-of-two safety computer platform architecture.
Fig. 1 is a diagram of a two-by-two-out-of-two secure computer platform in the prior art, as shown in fig. 1, taking a vehicle-mounted signal device as an example, two-out-of-two boards are respectively placed at a head end (a motherboard a) and a tail end (a motherboard B), two-out-of-two motherboards at two ends are both hung on a vehicle-mounted redundant bus, and two-out-of-two boards at two ends form a two-by-two-out-of-two secure computer platform. In the prior art, two channels of two-out-of-two time correction are communicated in a high-speed SPI serial communication mode, the transmission delay exists in the serial communication mode, the time correction precision is objectively limited, and in addition, the time correction error caused by software processing time and time correction time cannot meet the requirement of high-precision synchronization of two machines, so that the system availability is influenced. The existing two-time and calibration communication is carried out in an Ethernet bus mode, because the Ethernet bus is not real-time transmission and transmission delay is not fixed, time compensation cannot be carried out, and the two-time and calibration precision fluctuates.
Therefore, how to avoid the above technical drawbacks and improve the timing accuracy based on the two-by-two secure computer platform architecture becomes a problem to be solved urgently.
Disclosure of Invention
Aiming at the problems in the prior art, the embodiment of the invention provides a host software timing method for a safety computer platform of an urban rail transit signal system, wherein a first mainboard A and a second mainboard B in the safety computer platform are respectively provided with two microcontrollers, and the method comprises the following steps:
performing second calibration between two microcontrollers A1 and A2 and between two microcontrollers B1 and B2 which correspond to the first mainboard A and the second mainboard B respectively in a hardware interrupt manner;
two pairs of microcontrollers A1 and B1 and A2 and B2 corresponding to the first mainboard A and the second mainboard B respectively adopt a network bus with fixed network delay to carry out two-by-two timing.
According to the method for calibrating the host software of the safety computer platform of the urban rail transit signal system, provided by the embodiment of the invention, time calibration is carried out in a two-out-of-two hardware interruption mode, so that the time calibration precision is improved, and the software consumption is reduced; the two-by-two time calibration is completed through a network bus of fixed network delay, namely the two-by-two time calibration precision is improved in a fixed time compensation mode, and the time calibration precision is obviously improved based on a two-by-two-out-of-two safety computer platform architecture.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and those skilled in the art can also obtain other drawings according to the drawings without creative efforts.
FIG. 1 is a prior art two-by-two secure computer platform architecture diagram;
fig. 2 is a schematic flow chart of a host software timing method of a safety computer platform of an urban rail transit signal system according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Fig. 2 is a schematic flow chart of a host software timing method of a security computer platform of an urban rail transit signal system according to an embodiment of the present invention, and as shown in fig. 2, an embodiment of the present invention provides a host software timing method of a security computer platform of an urban rail transit signal system, where a first motherboard a and a second motherboard B in the security computer platform are respectively provided with two microcontrollers, and the method includes the following steps:
s201: and two-out-of-two timing is performed between the two microcontrollers A1 and A2 and between the microcontrollers B1 and B2 which correspond to the first mainboard A and the second mainboard B respectively in a hardware interrupt mode.
Specifically, two-out-of-two timing is performed between two microcontrollers a1 and a2 and between two microcontrollers B1 and B2, which correspond to the first motherboard a and the second motherboard B in the secure computer platform, respectively in a hardware interrupt manner. The first main board a and the second main board B may be respectively located at the head end and the tail end of the train, and are not particularly limited. The specific method for correcting the calibration time comprises the following steps:
if A1 is used as a timing reference, when the count value of A1 reaches a preset count value, the interruption of A2 is triggered through hardware IO; at this time, the count value of A2 is compared with a preset count value, and if the comparison result is less than or equal to a preset threshold value, timing A2 is performed according to the comparison result; if A2 is used as a timing reference, when the count value of A2 reaches a preset count value, the interruption of A1 is triggered through hardware IO; at this time, the count value of A1 is compared with a preset count value, and if the comparison result is less than or equal to a preset threshold value, timing A1 is performed according to the comparison result; if B1 is used as a timing reference, triggering the interruption of B2 through hardware IO when the count value of B1 reaches a preset count value; at the moment, the count value of the B2 is compared with a preset count value, and if the comparison result is less than or equal to a preset threshold value, timing is carried out on the B2 according to the comparison result; if B2 is used as a timing reference, triggering the interruption of B1 through hardware IO when the count value of B2 reaches a preset count value; at this time, the count value of B1 is compared with the count value, and if the comparison result is less than or equal to a preset threshold value, timing is carried out on B1 according to the comparison result. The preset count value and the preset threshold value may be set independently according to actual situations, taking a1 as a timing reference as an example, and are specifically described as follows:
a1 may time A2 once every 100ms interval. A2 is used as a time-corrected object, A2 judges the time interval of two machines at each time of correction of A1, A2 is synchronized into A1 time within an interval allowable range (corresponding to a preset threshold), and if not, the time correction fails, and a fault is reported to the system (corresponding to sending out first alarm information).
The time of two-out-of-two machine is composed of the timing number of a counter of 100ms (TickNum) and the timing number of a counter of 100us (cycleNum). The TickNum is accumulated by a counter of 100us from 0, and when the value of the TickNum is accumulated to 1000, the TickNum is cleared and the CycleNum is increased by one.
Time calculation formula for each microcontroller:
Time＝CycleNum*1000+TickNum。
the second time correction is that when the TickNum is accumulated to 1000 (corresponding to a preset count value) by A1, the interruption of A2 is triggered through hardware IO, the difference value between the TickNum value of A2 and 1000 is checked after the interruption of A2, if the absolute value of the difference value is more than 1 (corresponding to a preset threshold value), a fault is directly reported, and the system finishes the operation; otherwise, clearing the TiCkNum value of A2, and adding one to the cycleNum to finish time calibration once, thereby ensuring that the time calibration precision of two times is within 100 um.
Taking a two-platform timing process:
two-machine timing is carried out, when the 100us timer count A1_ TiCkNum of A1 is greater than or equal to 1000, namely the A1 just updates the 100us counter and the 100ms counter, the number A1_ CycleNum of the 100ms counter is sent to A2, and after the A2 receives the A1_ CycleNum, the difference N between the A1_ CycleNum and the A2_ CycleNum is calculated.
When the A2 judges the interruption number A2_ TiCkNum < 500, namely, the A1_ CycleNum and the A2_ CycleNum are ensured to be unchanged in the timing process, the 100ms timing number formula of the A2 is as follows:
a2_ CycleNum ═ a1_ CycleNum + N, (N may be positive or negative, a1_ CycleNum is smaller than a2_ CycleNum, N is a positive number, and conversely, N is a negative number).
Time calculation formulas of a1 and a 2:
a1 Time, A1_ Time ═ A1_ CycleNum 1000+ A1_ TiCkNum
A2 Time, A2_ Time ═ A2_ CycleNum 1000-N1000 + A2_ TiCkNum
For example, the following steps are carried out:
a1_ CycleNum 5, a1_ TickNum 100, a1_ Time 5 × 1000+100 5100 in 100us, i.e., 510 ms.
A2_ CycleNum 10, a2_ TickNum 100, a2_ Time 10 × 1000+100 10100 in units of 100us, i.e., 1010 ms.
And N is A2_ CycleNum-A1 _ CycleNum, and then N is 5.
When calculating the corrected time, a2 calculation method:
A2_Time＝A2_CycleNum*1000－N*1000+A2_TickNum
＝10*1000－5*1000+100＝5100
a2 sends A2_ Time to A1, A1 compares A1_ CycleNum with A2_ CycleNum + N of A2, and Time correction is proved to be successful.
Because the time correction precision of the two-taking two-time correction strategy is continuously and automatically corrected in a hardware interrupt mode, the two-taking two-time software can ensure that the time correction precision of the two-taking two-time is always kept within 100us only by initializing and finishing one-time successful correction.
The methods for performing timing by using a2, B1 and B2 as timing references can refer to the description of a1, and are not described again.
S202: two pairs of microcontrollers A1 and B1 and A2 and B2 corresponding to the first mainboard A and the second mainboard B respectively adopt a network bus with fixed network delay to carry out two-by-two timing.
Specifically, two pairs of microcontrollers a1 and B1, and a2 and B2 corresponding to each other between the first motherboard a and the second motherboard B in the secure computer platform respectively use a network bus with fixed network delay to perform two-by-two timing. The network bus may be a PowerLink industrial real-time ethernet bus, and is not particularly limited. The specific method for two times correction is as follows:
for timing between A1 and B1: if A1 is taken as a timing reference, calculating the time difference between A1 and B1; if the time difference is less than or equal to the preset time difference, timing B1 according to the time difference and the delay time of the network bus; if B1 is taken as a timing reference, calculating the time difference between B1 and A1; if the time difference is less than or equal to the preset time difference, timing A1 according to the time difference and the delay time of the network bus; for timing between A2 and B2: if A2 is taken as a timing reference, calculating the time difference between A2 and B2; if the time difference is less than or equal to the preset time difference, timing B2 according to the time difference and the delay time of the network bus; if B2 is taken as a timing reference, calculating the time difference between B2 and A2; and if the time difference is less than or equal to the preset time difference, timing A2 according to the time difference and the delay time of the network bus. The preset time difference can be set independently according to actual conditions.
The two-by-two system is marked as A system and B system, the two-by-two system timing strategy selects the time of the main system as the reference time (both A system and B system can be used as main system), assuming A is main system and B is standby system, A performs one-time timing to B system every 100 ms. And B is used as a time-corrected object, A judges the time interval (corresponding to the time difference) of the two machines at each time of time correction, B is synchronized into the time of A within the interval allowable range (corresponding to the preset time difference), and otherwise, the time correction fails, and reports a fault to the system (correspondingly sends out second alarm information).
Suppose that a is a main system and B is a backup system, a1 is used as a timing reference, two times two systems of timing are divided into a1 timing B1, a1 sends a1_ Time to B1, B1 subtracts a1_ Time from its own Time B1_ Time to obtain a Time difference M (corresponding Time difference) with the Time unit of 100us, B1 sends B1_ Time + M to a1, and a1 compares B1_ Time + M with a1_ Time, and the timing is successful within an error range. Assuming that the transmission Delay (corresponding Delay time duration) T _ Delay of the transmission channel PowerLink is 100us, the time formula of B1:
b1 Time, B1_ Time ═ B1_ CycleNum 1000+ B1_ TickNum + M + T _ Delay.
The methods for performing timing by using a2, B1 and B2 as timing references can refer to the description of a1, and are not described again.
Further, the method may further include: for the case where the binary correction is performed using a1 as the timing reference and the two-by-two correction is performed using a1 as the timing reference: timing B2 according to a comparison result of the count value of A2 and a preset count value, a time difference between A2 and B2 and the delay time length of the network bus; for the case where the binary correction is performed using a2 as the timing reference and the two-by-two correction is performed using a2 as the timing reference: timing B1 according to a comparison result of the comparison between the count value of A1 and a preset count value, the time difference between A1 and B1 and the delay time length of the network bus; for the case where the binary correction is performed with B1 as the correction reference and the two-by-two correction is performed with B1 as the correction reference: timing the A2 according to a comparison result of the count value of the B2 and a preset count value, a time difference between the B2 and the A2 and the delay time length of the network bus; for the case where the binary correction is performed with B2 as the correction reference and the two-by-two correction is performed with B2 as the correction reference: timing the A1 according to a comparison result of the count value of the B1 with a preset count value, a time difference between the B1 and the A1, and a delay time period of the network bus.
Taking a case where a1 is used as a timing reference to perform binary timing, and a1 is used as a timing reference to perform two-by-two timing, as an example, the following is described: a2 times B2,
time equation of B2:
b2 Time, B2_ Time ═ B2_ CycleNum 1000-N × 1000+ B2_ TickNum + M + T _ Delay. Where N is the result of the comparison of the count value of a2 with the preset count value. For the other three cases, the description is omitted.
Because the timing precision of the two-time calibration strategy is triggered by software and soft calibration is performed by using communication channel delay fixation, the two-time software can ensure the two-time calibration precision only when initialization and cycle repeated successful calibration are required.
According to the method for calibrating the host software of the safety computer platform of the urban rail transit signal system, provided by the embodiment of the invention, time calibration is carried out in a two-out-of-two hardware interruption mode, so that the time calibration precision is improved, and the software consumption is reduced; the two-by-two time calibration is completed through a network bus of fixed network delay, namely the two-by-two time calibration precision is improved in a fixed time compensation mode, and the time calibration precision is obviously improved based on a two-by-two-out-of-two safety computer platform architecture.
The method has the following characteristics:
(1) and secondly, during calibration, a hardware interrupt mode is used to finish high-precision timing.
(2) And the second time of correction only needs to be calibrated once by initializing the application software, so that the software overhead is saved.
(3) The two-by-two system timing utilizes the delay of the transmission channel to fix, and the two-system high-precision synchronization can be obtained by time compensation.
On the basis of the above embodiment, when performing second calibration between the two microcontrollers a1 and a2 and between B1 and B2 corresponding to the first motherboard a and the second motherboard B respectively in a hardware interrupt manner, the method includes:
if A1 is used as the timing reference, when the count value of A1 reaches the preset count value, the interrupt of A2 is triggered by the hardware IO.
Specifically, if the secure computer platform uses a1 as a timing reference, when the count value of a1 reaches a preset count value, the interrupt of a2 is triggered by hardware IO. Reference may be made to the above embodiments, which are not described in detail.
At this time, the count value of a2 is compared with a preset count value, and if the comparison result is less than or equal to a preset threshold, a2 is calibrated according to the comparison result.
Specifically, at this time, the security computer platform compares the count value of a2 with a preset count value, and if the comparison result is less than or equal to a preset threshold, the time of a2 is calibrated according to the comparison result. Reference may be made to the above embodiments, which are not described in detail.
If A2 is used as the timing reference, when the count value of A2 reaches the preset count value, the interrupt of A1 is triggered by the hardware IO.
Specifically, if the secure computer platform uses a2 as a timing reference, when the count value of a2 reaches a preset count value, the interrupt of a1 is triggered by hardware IO. Reference may be made to the above embodiments, which are not described in detail.
At this time, the count value of a1 is compared with a preset count value, and if the comparison result is less than or equal to a preset threshold, a1 is calibrated according to the comparison result.
Specifically, at this time, the security computer platform compares the count value of a1 with a preset count value, and if the comparison result is less than or equal to a preset threshold, the time of a1 is calibrated according to the comparison result. Reference may be made to the above embodiments, which are not described in detail.
If B1 is used as the timing reference, when the count value of B1 reaches the preset count value, the interrupt of B2 is triggered by the hardware IO.
Specifically, if the secure computer platform uses B1 as a timing reference, when the count value of B1 reaches a preset count value, the interrupt of B2 is triggered by hardware IO. Reference may be made to the above embodiments, which are not described in detail.
At this time, the count value of B2 is compared with a preset count value, and if the comparison result is less than or equal to a preset threshold, timing is performed on B2 according to the comparison result.
Specifically, at this time, the security computer platform compares the count value of B2 with a preset count value, and if the comparison result is less than or equal to a preset threshold, performs timing on B2 according to the comparison result. Reference may be made to the above embodiments, which are not described in detail.
If B2 is used as the timing reference, when the count value of B2 reaches the preset count value, the interrupt of B1 is triggered by the hardware IO.
Specifically, if the secure computer platform uses B2 as a timing reference, when the count value of B2 reaches a preset count value, the interrupt of B1 is triggered by hardware IO. Reference may be made to the above embodiments, which are not described in detail.
At this time, the count value of B1 is compared with the count value, and if the comparison result is less than or equal to a preset threshold value, timing is carried out on B1 according to the comparison result.
Specifically, at this time, the security computer platform compares the count value of B1 with the count value, and if the comparison result is less than or equal to the preset threshold, performs timing on B1 according to the comparison result. Reference may be made to the above embodiments, which are not described in detail.
The method for calibrating the host software of the safety computer platform of the urban rail transit signal system further performs time calibration in a two-out-of-two hardware interruption mode, improves time calibration precision and reduces software consumption.
On the basis of the above embodiment, if the comparison results respectively corresponding to a1, a2, B1 and B2 are respectively greater than the preset threshold, the first alarm information is respectively sent out.
Specifically, if the safety computer platform judges that the comparison results respectively corresponding to a1, a2, B1 and B2 are respectively greater than the preset threshold, the safety computer platform respectively sends out first alarm information. Reference may be made to the above embodiments, which are not described in detail.
According to the method for time correction of the host software of the safety computer platform of the urban rail transit signal system, provided by the embodiment of the invention, the time correction fault is effectively prompted by sending the first alarm information.
On the basis of the above embodiment, two pairs of microcontrollers a1 and B1, and a2 and B2 corresponding to each other between the first motherboard a and the second motherboard B respectively use a network bus with a fixed network delay to perform two-by-two timing calibration, including:
for timing between A1 and B1:
if A1 is taken as a timing reference, calculating the time difference between A1 and B1; and if the time difference is less than or equal to the preset time difference, timing B1 according to the time difference and the delay time of the network bus.
Specifically, if the secure computer platform uses a1 as a timing reference, calculating a time difference between a1 and B1; and if the time difference is less than or equal to the preset time difference, timing B1 according to the time difference and the delay time of the network bus. Reference may be made to the above embodiments, which are not described in detail.
If B1 is taken as a timing reference, calculating the time difference between B1 and A1; and if the time difference is less than or equal to the preset time difference, timing A1 according to the time difference and the delay time of the network bus.
Specifically, if the security computer platform uses B1 as a timing reference, calculating a time difference between B1 and a 1; and if the time difference is less than or equal to the preset time difference, timing A1 according to the time difference and the delay time of the network bus. Reference may be made to the above embodiments, which are not described in detail.
For timing between A2 and B2:
if A2 is taken as a timing reference, calculating the time difference between A2 and B2; and if the time difference is less than or equal to the preset time difference, timing B2 according to the time difference and the delay time of the network bus.
Specifically, if the secure computer platform uses a2 as a timing reference, calculating a time difference between a2 and B2; and if the time difference is less than or equal to the preset time difference, timing B2 according to the time difference and the delay time of the network bus. Reference may be made to the above embodiments, which are not described in detail.
If B2 is taken as a timing reference, calculating the time difference between B2 and A2; and if the time difference is less than or equal to the preset time difference, timing A2 according to the time difference and the delay time of the network bus.
Specifically, if the security computer platform uses B2 as a timing reference, calculating a time difference between B2 and a 2; and if the time difference is less than or equal to the preset time difference, timing A2 according to the time difference and the delay time of the network bus. Reference may be made to the above embodiments, which are not described in detail.
The method for calibrating the host software of the safety computer platform of the urban rail transit signal system further finishes two-by-two system time calibration through a network bus of fixed network time delay, namely, the two-by-two calibration precision is improved in a fixed time compensation mode, the time calibration precision is improved, and the software consumption is reduced.
On the basis of the above embodiment, if the time differences corresponding to a1, a2, B1 and B2 as timing references, respectively, are greater than the preset time difference, second alarm information is issued.
Specifically, if the safety computer platform judges that the time difference corresponding to the time correction reference of a1, a2, B1 and B2 is greater than the preset time difference, the safety computer platform sends out second alarm information. Reference may be made to the above embodiments, which are not described in detail.
According to the method for time correction of the host software of the safety computer platform of the urban rail transit signal system, provided by the embodiment of the invention, the time correction fault is effectively prompted by sending out the second alarm information.
On the basis of the above embodiment, the method further includes:
for the case where the binary correction is performed using a1 as the timing reference and the two-by-two correction is performed using a1 as the timing reference:
and timing the B2 according to the comparison result of the count value of the A2 and the preset count value, the time difference between the A2 and the B2 and the delay time length of the network bus.
Specifically, the security computer platform performs timing on the B2 according to a comparison result of the comparison between the count value of the a2 and a preset count value, the time difference between the a2 and the B2, and the delay time of the network bus. Reference may be made to the above embodiments, which are not described in detail.
For the case where the binary correction is performed using a2 as the timing reference and the two-by-two correction is performed using a2 as the timing reference:
and timing the B1 according to the comparison result of the count value of the A1 and the preset count value, the time difference between the A1 and the B1 and the delay time length of the network bus.
Specifically, the security computer platform performs timing on the B1 according to a comparison result of a comparison between a count value of a1 and a preset count value, a time difference between a1 and B1, and a delay time of the network bus. Reference may be made to the above embodiments, which are not described in detail.
For the case where the binary correction is performed with B1 as the correction reference and the two-by-two correction is performed with B1 as the correction reference:
timing the A2 according to a comparison result of the count value of the B2 with a preset count value, a time difference between the B2 and the A2, and a delay time period of the network bus.
Specifically, the security computer platform performs timing on the a2 according to a comparison result of the comparison between the count value of the B2 and the preset count value, the time difference between the B2 and the a2, and the delay time of the network bus. Reference may be made to the above embodiments, which are not described in detail.
For the case where the binary correction is performed with B2 as the correction reference and the two-by-two correction is performed with B2 as the correction reference:
timing the A1 according to a comparison result of the count value of the B1 with a preset count value, a time difference between the B1 and the A1, and a delay time period of the network bus.
Specifically, the security computer platform performs timing on the a1 according to a comparison result of the comparison between the count value of the B1 and the preset count value, the time difference between the B1 and the a1, and the delay time of the network bus. Reference may be made to the above embodiments, which are not described in detail.
According to the method for calibrating the host software of the safety computer platform of the urban rail transit signal system, provided by the embodiment of the invention, through the comparison result of the comparison between the count value of B1 obtained in the second-time calibration and the preset count value, the accuracy of time calibration can be further remarkably improved when the second-time calibration is carried out on B2.
On the basis of the above embodiment, the network bus is a PowerLink industrial real-time ethernet bus.
Specifically, the network bus in the secure computer platform is a PowerLink industrial real-time ethernet bus. Reference may be made to the above embodiments, which are not described in detail.
According to the method for calibrating the time of the host software of the safety computer platform of the urban rail transit signal system, provided by the embodiment of the invention, the network bus is selected as the PowerLink industrial real-time Ethernet bus, so that the two-by-two time calibration can be accurately carried out through the fixed network delay.
On the basis of the above embodiment, the first main board a and the second main board B are respectively located at the head end and the tail end of the train.
Specifically, the first main board a and the second main board B in the security computer platform are respectively located at the head end and the tail end of the train. Reference may be made to the above embodiments, which are not described in detail.
According to the method for calibrating the time of the host software of the safety computer platform of the urban rail transit signal system, the first main board A and the second main board B are respectively arranged at the head end and the tail end of the train, so that the main boards are conveniently arranged.
Those of ordinary skill in the art will understand that: all or part of the steps for implementing the method embodiments may be implemented by hardware related to program instructions, and the program may be stored in a computer readable storage medium, and when executed, the program performs the steps including the method embodiments; and the aforementioned storage medium includes: various media that can store program codes, such as ROM, RAM, magnetic or optical disks.
The above-described embodiments are merely illustrative, and the units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the modules may be selected according to actual needs to achieve the purpose of the solution of the present embodiment. One of ordinary skill in the art can understand and implement it without inventive effort.
Through the above description of the embodiments, those skilled in the art will clearly understand that each embodiment can be implemented by software plus a necessary general hardware platform, and certainly can also be implemented by hardware. With this understanding in mind, the above-described technical solutions may be embodied in the form of a software product, which can be stored in a computer-readable storage medium such as ROM/RAM, magnetic disk, optical disk, etc., and includes instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) to execute the methods described in the embodiments or some parts of the embodiments.
Finally, it should be noted that: the above embodiments are only used for illustrating the technical solutions of the embodiments of the present invention, and are not limited thereto; although embodiments of the present invention have been described in detail with reference to the foregoing embodiments, those skilled in the art will understand that: the technical solutions described in the foregoing embodiments may still be modified, or some or all of the technical features may be equivalently replaced; and the modifications or the substitutions do not make the essence of the corresponding technical solutions depart from the scope of the technical solutions of the embodiments of the present invention.

Claims (7)

1. A safety computer platform host software timing method for an urban rail transit signal system is characterized in that a first mainboard A and a second mainboard B in the safety computer platform are respectively provided with two microcontrollers, and the method comprises the following steps:
performing second calibration between two microcontrollers A1 and A2 and between two microcontrollers B1 and B2 which correspond to the first mainboard A and the second mainboard B respectively in a hardware interrupt manner;
two pairs of microcontrollers A1 and B1, and A2 and B2 corresponding to the first mainboard A and the second mainboard B respectively adopt a network bus with fixed network delay to carry out two-by-two timing;
when two calibrations are performed between the two microcontrollers a1 and a2 and between the two microcontrollers B1 and B2 respectively corresponding to the first motherboard a and the second motherboard B in a hardware interrupt manner, the method includes:
if A1 is used as a timing reference, when the count value of A1 reaches a preset count value, the interruption of A2 is triggered through hardware IO;
at this time, the count value of A2 is compared with a preset count value, and if the comparison result is less than or equal to a preset threshold value, timing A2 is performed according to the comparison result;
if A2 is used as a timing reference, when the count value of A2 reaches a preset count value, the interruption of A1 is triggered through hardware IO;
at this time, the count value of A1 is compared with a preset count value, and if the comparison result is less than or equal to a preset threshold value, timing A1 is performed according to the comparison result;
if B1 is used as a timing reference, triggering the interruption of B2 through hardware IO when the count value of B1 reaches a preset count value;
at the moment, the count value of the B2 is compared with a preset count value, and if the comparison result is less than or equal to a preset threshold value, timing is carried out on the B2 according to the comparison result;
if B2 is used as a timing reference, triggering the interruption of B1 through hardware IO when the count value of B2 reaches a preset count value;
at this time, the count value of B1 is compared with the count value, and if the comparison result is less than or equal to a preset threshold value, timing is carried out on B1 according to the comparison result.
2. The method according to claim 1, characterized in that if the comparison results respectively corresponding to A1, A2, B1 and B2 are respectively larger than a preset threshold value, respectively, a first alarm message is sent out.
3. The method of claim 2, wherein two-by-two timing between the two pairs of microcontrollers A1 and B1, and A2 and B2 respectively with fixed network delay between the first motherboard A and the second motherboard B comprises:
for timing between A1 and B1:
if A1 is taken as a timing reference, calculating the time difference between A1 and B1;
if the time difference is less than or equal to the preset time difference, timing B1 according to the time difference and the delay time of the network bus;
if B1 is taken as a timing reference, calculating the time difference between B1 and A1;
if the time difference is less than or equal to the preset time difference, timing A1 according to the time difference and the delay time of the network bus;
for timing between A2 and B2:
if A2 is taken as a timing reference, calculating the time difference between A2 and B2;
if the time difference is less than or equal to the preset time difference, timing B2 according to the time difference and the delay time of the network bus;
if B2 is taken as a timing reference, calculating the time difference between B2 and A2;
and if the time difference is less than or equal to the preset time difference, timing A2 according to the time difference and the delay time of the network bus.
4. The method according to claim 3, characterized in that if the time difference corresponding to A1, A2, B1 and B2 respectively as timing references is larger than the preset time difference, second alarm information is issued.
5. The method of claim 3, further comprising:
for the case where the binary correction is performed using a1 as the timing reference and the two-by-two correction is performed using a1 as the timing reference:
timing B2 according to a comparison result of the count value of A2 and a preset count value, a time difference between A2 and B2 and the delay time length of the network bus;
for the case where the binary correction is performed using a2 as the timing reference and the two-by-two correction is performed using a2 as the timing reference:
timing B1 according to a comparison result of the comparison between the count value of A1 and a preset count value, the time difference between A1 and B1 and the delay time length of the network bus;
for the case where the binary correction is performed with B1 as the correction reference and the two-by-two correction is performed with B1 as the correction reference:
timing the A2 according to a comparison result of the count value of the B2 and a preset count value, a time difference between the B2 and the A2 and the delay time length of the network bus;
for the case where the binary correction is performed with B2 as the correction reference and the two-by-two correction is performed with B2 as the correction reference:
timing the A1 according to a comparison result of the count value of the B1 with a preset count value, a time difference between the B1 and the A1, and a delay time period of the network bus.
6. The method of any of claims 1 to 5, wherein the network bus is a PowerLink Industrial real-time Ethernet bus.
7. The method according to any one of claims 1 to 5, wherein the first main board A and the second main board B are located at a head end and a tail end of the train, respectively.
CN201811503183.3A 2018-12-10 2018-12-10 Host software timing method for safety computer platform of urban rail transit signal system Active CN109639381B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811503183.3A CN109639381B (en) 2018-12-10 2018-12-10 Host software timing method for safety computer platform of urban rail transit signal system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811503183.3A CN109639381B (en) 2018-12-10 2018-12-10 Host software timing method for safety computer platform of urban rail transit signal system

Publications (2)

Publication Number Publication Date
CN109639381A CN109639381A (en) 2019-04-16
CN109639381B true CN109639381B (en) 2020-06-26

Family

ID=66072449

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811503183.3A Active CN109639381B (en) 2018-12-10 2018-12-10 Host software timing method for safety computer platform of urban rail transit signal system

Country Status (1)

Country Link
CN (1) CN109639381B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113534887B (en) * 2021-05-25 2024-06-14 交控科技股份有限公司 Method and device for time synchronization between boards based on real-time bus and electronic equipment
CN115946735B (en) * 2023-03-15 2023-08-11 北京全路通信信号研究设计院集团有限公司 Head-end and tail-end vehicle-mounted equipment communication method and device, electronic equipment and medium

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104393981A (en) * 2014-08-11 2015-03-04 国家电网公司 Time stamping method and system for multipath measurement data parallel
CN107995079A (en) * 2017-11-27 2018-05-04 中国铁道科学研究院通信信号研究所 A kind of hot standby vehicle-mounted ATP equipment based on MVB bus

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9461763B2 (en) * 2008-11-28 2016-10-04 Computer Performance, Inc. Method and apparatus for reformatting and retiming digital telecommunications data for reliable retransmission via USB
CN101876928B (en) * 2009-11-13 2012-07-25 北京全路通信信号研究设计院有限公司 Synchronization method and device of double 2-vote-2 system
CN102830647A (en) * 2012-08-31 2012-12-19 北京和利时系统工程有限公司 Double 2-vote-2 device for fail safety
CN102945221A (en) * 2012-10-18 2013-02-27 上海亨钧科技有限公司 Full-electronic security computer interlocking system
CN104268037A (en) * 2014-09-10 2015-01-07 上海自仪泰雷兹交通自动化系统有限公司 Hot redundancy interlocking subsystem and main and standby switching method thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104393981A (en) * 2014-08-11 2015-03-04 国家电网公司 Time stamping method and system for multipath measurement data parallel
CN107995079A (en) * 2017-11-27 2018-05-04 中国铁道科学研究院通信信号研究所 A kind of hot standby vehicle-mounted ATP equipment based on MVB bus

Also Published As

Publication number Publication date
CN109639381A (en) 2019-04-16

Similar Documents

Publication Publication Date Title
CN109639381B (en) Host software timing method for safety computer platform of urban rail transit signal system
JP4813665B2 (en) Data exchange method and apparatus
US20150207877A1 (en) Time synchronization client, a system and a non-transitory computer readable medium
EP2129045B1 (en) Master slave communication system and master slave communication method
US20120243426A1 (en) Communication apparatus and communication system
CN108259227B (en) Data synchronization method of dual-computer hot standby interlocking system
CN111030909B (en) Method for time synchronization among CAN bus multi-master device communication
CN107766188B (en) Memory detection method and device in train control system
US10594424B2 (en) Time synchronization slave apparatus capable of adjusting time synchronization period, and method of determining time synchronization period
EP2424136A1 (en) System and method for time synchronization in a communication network
CN109787867B (en) Block generation method and device, computer equipment and storage medium
US9713109B2 (en) Method for locating a frequency deviation in a communication network, and corresponding communication network
US20200382233A1 (en) Information processing apparatus and time synchronization method
CN104838615A (en) Signal synchronization system, node synchronization system, signal synchronization method, and node synchronization method
CN113098646A (en) Time synchronization method and device, electronic equipment and storage medium
US9323605B2 (en) Measured value transmitting device
US7761634B2 (en) Method, device and system for exchanging data via a bus system
CN116136706A (en) Time precision improving method, device, module and vehicle-mounted system
KR101716630B1 (en) Communication device, communication method and computer readable recording medium recording program
CN114793202B (en) Communication method, device, equipment and system
CN109525347B (en) Method for synchronizing time and device
CN113691457B (en) Current limiting control method, device, equipment and storage medium
US9037891B2 (en) Multi-processor synchronization using time base counters
CN113534887B (en) Method and device for time synchronization between boards based on real-time bus and electronic equipment
CN113534657A (en) Self-adaptive adjustment method for local clock of industrial control system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant