CN109545121B - Display screen and equipment - Google Patents
Display screen and equipment Download PDFInfo
- Publication number
- CN109545121B CN109545121B CN201811646146.8A CN201811646146A CN109545121B CN 109545121 B CN109545121 B CN 109545121B CN 201811646146 A CN201811646146 A CN 201811646146A CN 109545121 B CN109545121 B CN 109545121B
- Authority
- CN
- China
- Prior art keywords
- shift registers
- glass plate
- shift register
- display screen
- shift
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
The application provides a display screen and equipment. The display screen comprises a glass plate, 2X N shift registers and wiring lines, wherein the 2X N shift registers are arranged on two sides of the glass plate, the N shift registers are arranged on each side of the glass plate, and N is an integer greater than 1. The N shift registers are divided into two groups, one group comprises N shift registers, the N shift registers in the group are connected through routing, two shift registers with adjacent connection relations in the same group are located on different sides of the glass plate, the routing is arranged on the back of the glass plate, and the routing is used for connecting the shift registers located on different sides of the glass plate. In the scheme, the two shift registers connected with each other are positioned at the left side and the right side of the glass plate, and the wiring connected with the shift registers is arranged at the back of the glass plate, so that the wiring quantity at the two sides of the glass plate is reduced, and the space at the two sides of the frame of the display screen is reduced.
Description
Technical Field
The application relates to the technical field of circuit design, in particular to a display screen and equipment.
Background
The existing electronic equipment with the display screen has a large number of wires distributed on two sides of a glass plate of the display screen, and the wires are connected to a shift register in the display screen.
How to reduce the space on both sides of the frame of the display screen is a problem to be solved at present.
Disclosure of Invention
The application provides a display screen, and the space of the frame both sides of this display screen is compared in the space of the frame both sides of current display screen littleer.
In a first aspect, the present application provides a display screen, which includes a glass plate, 2 × N shift registers and a trace, wherein the 2 × N shift registers are installed on two sides of the glass plate, N shift registers are installed on each side of the glass plate, and N is an integer greater than 1. The N shift registers are divided into two groups, one group comprises N shift registers, the N shift registers in the group are connected through routing, two shift registers with adjacent connection relations in the same group are located on different sides of the glass plate, the routing is arranged on the back of the glass plate, and the routing is used for connecting the shift registers located on different sides of the glass plate. In the scheme, the two shift registers connected with each other are positioned at the left side and the right side of the glass plate, and the wiring connected with the shift registers is arranged at the back of the glass plate, so that the wiring quantity at the two sides of the glass plate is reduced, and the space at the two sides of the frame of the display screen is reduced.
In a possible implementation manner, the shift register is configured to output a display signal to the glass plate after receiving the clock signal through the trace, so that the display screen displays an image.
In a possible implementation manner, the clock signals received by the two shift registers in the same group through the traces, which have adjacent connection relationships, are high-level signals and low-level signals, respectively. The clock signals received by two adjacent shift registers in the same group have different high and low levels, the shift register receiving the high level signal can output the display signal, and the shift register receiving the low level signal can output the display signal only when the low level signal is changed into the high level signal, so that each shift register can output the display signal according to a certain time sequence.
In a possible implementation manner, the display screen further includes pulse signal lines, the pulse signal lines are respectively connected to the 2 × N shift registers, and the pulse signal lines are configured to send pulse signals to the 2 × N shift registers to activate the shift registers.
Further, after a first shift register of the 2 × N shift registers receives the pulse signal and outputs the display signal to the glass plate, a second shift register of the 2 × N shift registers receives the pulse signal and outputs the display signal to the glass plate, wherein the first shift register and the second shift register are adjacent in time sequence, and the time sequence of the first shift register is before.
In the scheme, the shift registers are activated through the pulse signals, and one shift register is activated to require the other shift register with the previous time sequence to output the display signals, so that each shift register can output the display signals according to a certain time sequence.
In a second aspect, the present application provides an apparatus comprising a display screen, the display screen comprising a glass plate, 2 × N shift registers, and traces, wherein the 2 × N shift registers are mounted on two sides of the glass plate, N shift registers are mounted on each side of the glass plate, and N is an integer greater than 1. The N shift registers are divided into two groups, one group comprises N shift registers, the N shift registers in the group are connected through routing, two shift registers with adjacent connection relations in the same group are located on different sides of the glass plate, the routing is arranged on the back of the glass plate, and the routing is used for connecting the shift registers located on different sides of the glass plate. In the scheme, the two shift registers connected with each other are positioned at the left side and the right side of the glass plate, and the wiring connected with the shift registers is arranged at the back of the glass plate, so that the wiring quantity at the two sides of the glass plate is reduced, and the space at the two sides of the frame of the display screen is reduced.
In a possible implementation manner, the shift register is configured to output a display signal to the glass plate after receiving the clock signal through the trace, so that the display screen displays an image.
In a possible implementation manner, the clock signals received by the two shift registers in the same group through the traces, which have adjacent connection relationships, are high-level signals and low-level signals, respectively. The clock signals received by two adjacent shift registers in the same group have different high and low levels, the shift register receiving the high level signal can output the display signal, and the shift register receiving the low level signal can output the display signal only when the low level signal is changed into the high level signal, so that each shift register can output the display signal according to a certain time sequence.
In a possible implementation manner, the display screen further includes pulse signal lines, the pulse signal lines are respectively connected to the 2 × N shift registers, and the pulse signal lines are configured to send pulse signals to the 2 × N shift registers to activate the shift registers.
Further, after a first shift register of the 2 × N shift registers receives the pulse signal and outputs the display signal to the glass plate, a second shift register of the 2 × N shift registers receives the pulse signal and outputs the display signal to the glass plate, wherein the first shift register and the second shift register are adjacent in time sequence, and the time sequence of the first shift register is before.
In the scheme, the shift registers are activated through the pulse signals, and one shift register is activated to require the other shift register with the previous time sequence to output the display signals, so that each shift register can output the display signals according to a certain time sequence.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings needed to be used in the embodiments of the present invention will be briefly described below, and it is obvious that the drawings described below are only some embodiments of the present invention, and it is obvious for those skilled in the art that other drawings can be obtained according to the drawings without creative efforts.
FIG. 1 is a schematic diagram of a conventional display screen provided in the present application;
FIG. 2 is a schematic diagram of a conventional display screen and frame provided in the present application;
FIG. 3 is a schematic view of a display screen provided herein;
fig. 4 is a schematic view of a display screen and a frame provided in the present application.
Detailed Description
In order to make the objects, technical solutions and advantages of the present application more clear, the present application will be further described in detail with reference to the accompanying drawings. The particular methods of operation in the method embodiments may also be applied to apparatus embodiments or system embodiments. In the description of the present application, the term "plurality" means two or more unless otherwise specified.
First, a conventional display screen shown in fig. 1 is taken as an example to describe the conventional display screen, and as shown in fig. 1, the display screen includes a glass plate, a plurality of shift registers (8 are taken as an example in fig. 1) distributed on two sides of the glass plate, and traces, where the traces include a first trace and a second trace. When the electrical signal received by the first port of one shift register through the routing is a high level signal, the electrical signal received by the second port of the shift register is a low level signal. When the shift register is activated, the first port receives a high level signal, and the second port outputs a display signal to the glass plate when receiving a low level signal. So that the display screen displays an image.
According to the display screen shown in fig. 1, finally, the frame for fixing the display screen is as shown in fig. 2, the middle portion of the frame is the display screen, the display screen portion comprises a glass plate and a plurality of shift registers distributed on two sides of the glass plate, and the routing lines of the display screen are located in spaces on two sides of the frame.
In order to reduce the space on the two sides of the frame of the display screen, the space on the two sides of the frame of the display screen is smaller than the space on the two sides of the frame of the existing display screen, as shown in fig. 3, the display screen includes a glass plate, 2 × N shift registers and routing lines, wherein the 2 × N shift registers are installed on the two sides of the glass plate, N shift registers are installed on each side of the glass plate, and N is an integer greater than 1 (in fig. 3, N is taken as an example of 4). The N shift registers are divided into two groups, one group comprises the N shift registers, the N shift registers in the group are connected through wiring (only a connection schematic diagram of one group of shift registers is drawn in fig. 3, the connection relationship of the other group of shift registers is the same as that of the group and is not shown in fig. 3), two shift registers in the same group with adjacent connection relationship are located on different sides of the glass plate, the wiring is arranged on the back of the glass plate, and the wiring is used for connecting the shift registers located on different sides of the glass plate.
The wiring is divided into a first wiring and a second wiring, the first wiring and the second wiring are both used for transmitting clock signals, and when the clock signal received by the first port of one shift register is a high-level signal, the clock signal received by the first port of the other shift register which is adjacent to the shift register is a low-level signal. After receiving the clock signal through the wiring, the shift register outputs a display signal to the glass plate so that the display screen displays an image. And because the clock signals received by two adjacent shift registers in one group are different, the shift registers in the display screen can output display signals according to a certain time sequence.
Fig. 4 is a schematic diagram of a display screen and a frame according to the present application, and fig. 4 only shows a routing connection relationship diagram of a group of shift registers of the display screen. The first trace in fig. 3 is implemented, and the dashed line is the second trace in fig. 3. The display screen part of the middle part comprises a glass plate and shift registers, wires connected with the shift registers with a first time sequence in a group of shift registers are arranged in spaces on two sides of the frame, and the wires of the later shift registers are connected out from the last shift register with the previous time sequence and are connected through the back of the glass plate.
Through the scheme, the two connected shift registers are located on the left side and the right side of the glass plate, and the wiring connected with the shift registers is arranged on the back of the glass plate, so that the wiring quantity on the two sides of the glass plate is reduced, and the space on the two sides of the frame of the display screen is reduced.
In a possible implementation manner, the display screen further includes a pulse signal line, the pulse signal line is respectively connected to the 2 × N shift registers, the pulse signal line is configured to send a pulse signal to the 2 × N shift registers to activate the shift registers, and the activated shift registers can output display signals after receiving corresponding clock signals.
Further, after a first shift register of the 2 × N shift registers receives the pulse signal and outputs the display signal to the glass plate, a second shift register of the 2 × N shift registers receives the pulse signal and outputs the display signal to the glass plate, wherein the first shift register and the second shift register are adjacent in time sequence, and the time sequence of the first shift register is before.
In the scheme, the shift registers are activated through the pulse signals, and one shift register is activated to require the other shift register with the previous time sequence to output the display signals, so that each shift register can output the display signals according to a certain time sequence.
In a possible implementation manner, the pulse signal line may be disposed on the back of the glass plate and connected to the 2 × N shift registers. In the scheme, the pulse signal lines do not need to occupy excessive space on two sides of the frame, so that the space on two sides of the frame of the display screen is reduced.
Based on the same concept as the display screen, the application also provides equipment which comprises the display screen, wherein the display screen comprises a glass plate, 2 × N shift registers and routing lines, the 2 × N shift registers are arranged on two sides of the glass plate, the N shift registers are arranged on each side of the glass plate, and N is an integer greater than 1. The N shift registers are divided into two groups, one group comprises N shift registers, the N shift registers in the group are connected through routing, two shift registers with adjacent connection relations in the same group are located on different sides of the glass plate, the routing is arranged on the back of the glass plate, and the routing is used for connecting the shift registers located on different sides of the glass plate. In the scheme, the two shift registers connected with each other are positioned at the left side and the right side of the glass plate, and the wiring connected with the shift registers is arranged at the back of the glass plate, so that the wiring quantity at the two sides of the glass plate is reduced, and the space at the two sides of the frame of the display screen is reduced.
In a possible implementation manner, the shift register is configured to output a display signal to the glass plate after receiving the clock signal through the trace, so that the display screen displays an image.
In a possible implementation manner, the clock signals received by the two shift registers in the same group through the traces, which have adjacent connection relationships, are high-level signals and low-level signals, respectively. The clock signals received by two adjacent shift registers in the same group have different high and low levels, the shift register receiving the high level signal can output the display signal, and the shift register receiving the low level signal can output the display signal only when the low level signal is changed into the high level signal, so that each shift register can output the display signal according to a certain time sequence.
In a possible implementation manner, the display screen further includes pulse signal lines, the pulse signal lines are respectively connected to the 2 × N shift registers, and the pulse signal lines are configured to send pulse signals to the 2 × N shift registers to activate the shift registers.
Further, after a first shift register of the 2 × N shift registers receives the pulse signal and outputs the display signal to the glass plate, a second shift register of the 2 × N shift registers receives the pulse signal and outputs the display signal to the glass plate, wherein the first shift register and the second shift register are adjacent in time sequence, and the time sequence of the first shift register is before.
In the scheme, the shift registers are activated through the pulse signals, and one shift register is activated to require the other shift register with the previous time sequence to output the display signals, so that each shift register can output the display signals according to a certain time sequence.
In a possible implementation manner, the pulse signal line may be disposed on the back of the glass plate and connected to the 2 × N shift registers. In the scheme, the pulse signal lines do not need to occupy excessive space on two sides of the frame, so that the space on two sides of the frame of the display screen is reduced.
The above embodiments are only used to describe the technical solutions of the present application in detail, but the above embodiments are only used to help understanding the method of the embodiments of the present invention, and should not be construed as limiting the embodiments of the present invention. Variations or substitutions that may be readily apparent to one skilled in the art are intended to be included within the scope of the embodiments of the present invention.
Claims (10)
1. A display screen, comprising: the glass plate comprises a glass plate, 2 × N shift registers and wiring, wherein the 2 × N shift registers are arranged on two sides of the glass plate, N shift registers are arranged on each side of the glass plate, and N is an integer greater than 1;
the 2N shift registers are divided into two groups, one group comprises N shift registers, the N shift registers in one group are connected through the routing, the two shift registers in the same group with adjacent connection relation are positioned on different sides of the glass plate, the routing is arranged on the back of the glass plate, and the routing is used for connecting the shift registers positioned on different sides of the glass plate;
the wires comprise a first wire and a second wire; the first wire and the second wire are used for transmitting clock signals; the first routing and the second routing are sequentially connected with a first port or a second port of the shift register; in the two shift registers, if the clock signal received by the first port of one shift register is a high level signal, the clock signal received by the first port of the other shift register which is adjacent to the shift register is a low level signal.
2. The display screen of claim 1, wherein the shift register is configured to output a display signal to the glass plate after receiving a clock signal through the trace, so that the display screen displays an image.
3. The display screen according to claim 2, wherein the clock signals received by the two shift registers in the same group through the traces are high level signals and low level signals respectively.
4. A display screen according to claim 2 or 3, wherein the display screen further comprises pulse signal lines, the pulse signal lines are respectively connected to the 2 x N shift registers, and the pulse signal lines are configured to send pulse signals to the 2 x N shift registers to activate the shift registers.
5. The display screen of claim 4, wherein a first shift register of the 2 x N shift registers receives the pulse signal and outputs a display signal to the glass plate, and a second shift register of the 2 x N shift registers receives the pulse signal and outputs a display signal to the glass plate, wherein the first shift register is adjacent to the second shift register in timing and the first shift register is in a preceding timing.
6. An apparatus, characterized in that the apparatus comprises a display screen, the display screen comprising: the glass plate comprises a glass plate, 2 × N shift registers and wiring, wherein the 2 × N shift registers are arranged on two sides of the glass plate, N shift registers are arranged on each side of the glass plate, and N is an integer greater than 1;
the 2N shift registers are divided into two groups, one group comprises N shift registers, the N shift registers in one group are connected through the routing, the two shift registers in the same group with adjacent connection relation are positioned on different sides of the glass plate, the routing is arranged on the back of the glass plate, and the routing is used for connecting the shift registers positioned on different sides of the glass plate;
the wires comprise a first wire and a second wire; the first wire and the second wire are used for transmitting clock signals; the first routing and the second routing are sequentially connected with a first port or a second port of the shift register; in the two shift registers, if the clock signal received by the first port of one shift register is a high level signal, the clock signal received by the first port of the other shift register which is adjacent to the shift register is a low level signal.
7. The device of claim 6, wherein the shift register is further configured to output a display signal to the glass plate after receiving a clock signal through the trace, so that the display screen displays an image.
8. The device according to claim 7, wherein the clock signals received by the two shift registers in the same group through the traces, which have adjacent connection relationship, are high level signals and low level signals, respectively.
9. The device according to claim 7 or 8, wherein the display screen further comprises pulse signal lines connected to the 2 x N shift registers, respectively, for sending pulse signals to the 2 x N shift registers to activate the shift registers.
10. The apparatus of claim 9, wherein a first shift register of the 2 x N shift registers receives the pulse signal and outputs a display signal to the glass plate, and a second shift register of the 2 x N shift registers receives the pulse signal and outputs a display signal to the glass plate, wherein the first shift register is chronologically adjacent to the second shift register and the first shift register is chronologically prior.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811646146.8A CN109545121B (en) | 2018-12-30 | 2018-12-30 | Display screen and equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811646146.8A CN109545121B (en) | 2018-12-30 | 2018-12-30 | Display screen and equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109545121A CN109545121A (en) | 2019-03-29 |
| CN109545121B true CN109545121B (en) | 2021-09-21 |
Family
ID=65831612
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811646146.8A Active CN109545121B (en) | 2018-12-30 | 2018-12-30 | Display screen and equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109545121B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1376942A (en) * | 2001-03-22 | 2002-10-30 | 西铁城时计株式会社 | Liquid crystal display device |
| CN104505044A (en) * | 2014-12-29 | 2015-04-08 | 上海天马微电子有限公司 | Grid drive circuit, array substrate, display panel and display device |
| CN105549288A (en) * | 2016-03-04 | 2016-05-04 | 京东方科技集团股份有限公司 | Array substrate, preparing method of array substrate and display device |
| JP2016206542A (en) * | 2015-04-27 | 2016-12-08 | 日本放送協会 | Multi-split driving display and display device |
| CN108182921A (en) * | 2018-01-03 | 2018-06-19 | 上海中航光电子有限公司 | A kind of array substrate, display panel and display device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5618821B2 (en) * | 2010-12-28 | 2014-11-05 | 株式会社ジャパンディスプレイ | Bidirectional shift register and image display apparatus using the same |
-
2018
- 2018-12-30 CN CN201811646146.8A patent/CN109545121B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1376942A (en) * | 2001-03-22 | 2002-10-30 | 西铁城时计株式会社 | Liquid crystal display device |
| CN104505044A (en) * | 2014-12-29 | 2015-04-08 | 上海天马微电子有限公司 | Grid drive circuit, array substrate, display panel and display device |
| JP2016206542A (en) * | 2015-04-27 | 2016-12-08 | 日本放送協会 | Multi-split driving display and display device |
| CN105549288A (en) * | 2016-03-04 | 2016-05-04 | 京东方科技集团股份有限公司 | Array substrate, preparing method of array substrate and display device |
| CN108182921A (en) * | 2018-01-03 | 2018-06-19 | 上海中航光电子有限公司 | A kind of array substrate, display panel and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109545121A (en) | 2019-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN113963622B (en) | Display panel and display device | |
| CN100541599C (en) | Method and apparatus by plurality of transmission lines transmission data | |
| CN107707861B (en) | Data line, electronic system and method for transmitting MIPI signal | |
| JP3939327B2 (en) | Data transmission and reception method, data transmission and reception device | |
| KR20000035585A (en) | Liquid crystal display device and method for transferring image data | |
| CN103970644A (en) | Hard disk backboard and server system with same | |
| KR20180072790A (en) | Multi-channel display interface signal generation system of the shared protocol layer | |
| CN107045861B (en) | Differential signal transmission circuit and display device | |
| CN109545121B (en) | Display screen and equipment | |
| KR20140086784A (en) | Detachable controller for vehicle | |
| EP2472313B1 (en) | Chip on glass type liquid crystal display | |
| US20080224959A1 (en) | Display control circuit for vacuum fluorescent display | |
| CN115035866A (en) | Partitioned backlight control module, control method thereof, display device and electronic equipment | |
| CN108053795A (en) | A kind of chip on film circuit board, display device and signal processing method | |
| JP3908797B2 (en) | LED display device | |
| CN105489160A (en) | Data transmission device, data transmission method and system of LED display screen | |
| JP2010147990A (en) | Clock distribution circuit, functional module device, and method of clock distribution | |
| KR100461746B1 (en) | Video display device | |
| JP2007295172A (en) | Signal receiving device | |
| US8390605B2 (en) | Interface circuit and method for transmitting data through the same | |
| JP2005024821A (en) | Driving circuit of display device | |
| CN114420026B (en) | Display panel control circuit, display panel and display device | |
| CN213303612U (en) | Display screen structure, liquid crystal display screen and display device | |
| CN115100996B (en) | Display configuration circuit, method, micro display panel and electronic device | |
| CN115575792B (en) | ATE test equipment with multi-backboard framework |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |