CN109525844B - Acceleration system and method for multi-channel video coding and decoding - Google Patents
Acceleration system and method for multi-channel video coding and decoding Download PDFInfo
- Publication number
- CN109525844B CN109525844B CN201910090918.2A CN201910090918A CN109525844B CN 109525844 B CN109525844 B CN 109525844B CN 201910090918 A CN201910090918 A CN 201910090918A CN 109525844 B CN109525844 B CN 109525844B
- Authority
- CN
- China
- Prior art keywords
- chip
- acceleration
- fpga
- decoding
- video coding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000001133 acceleration Effects 0.000 title claims abstract description 55
- 238000000034 method Methods 0.000 title claims abstract description 27
- 238000012545 processing Methods 0.000 claims abstract description 38
- 101100498818 Arabidopsis thaliana DDR4 gene Proteins 0.000 claims abstract description 8
- 238000012544 monitoring process Methods 0.000 claims abstract description 5
- 238000012360 testing method Methods 0.000 claims description 9
- 238000013507 mapping Methods 0.000 claims description 3
- 238000004891 communication Methods 0.000 claims 1
- 230000006870 function Effects 0.000 abstract description 4
- 241001463139 Vitta Species 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/44—Decoders specially adapted therefor, e.g. video decoders which are asymmetric with respect to the encoder
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/70—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by syntax aspects related to video coding, e.g. related to compression standards
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
- H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
- H04N21/231—Content storage operation, e.g. caching movies for short term storage, replicating data over plural servers, prioritizing data for deletion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
- H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
- H04N21/234—Processing of video elementary streams, e.g. splicing of video streams or manipulating encoded video stream scene graphs
- H04N21/2343—Processing of video elementary streams, e.g. splicing of video streams or manipulating encoded video stream scene graphs involving reformatting operations of video signals for distribution or compliance with end-user requests or end-user device requirements
- H04N21/234309—Processing of video elementary streams, e.g. splicing of video streams or manipulating encoded video stream scene graphs involving reformatting operations of video signals for distribution or compliance with end-user requests or end-user device requirements by transcoding between formats or standards, e.g. from MPEG-2 to MPEG-4 or from Quicktime to Realvideo
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
The invention provides an acceleration system and method for multi-channel video coding and decoding. The accelerator card comprises a BMC control module, a chip processing module and a power supply module; the BMC control module is used for out-of-band monitoring management, the chip processing module is used for carrying out multi-channel video coding and decoding, and the power supply module supplies power to the BMC control module and the chip processing module. The chip processing module comprises 2, 3 or 4 FPGA chips, the FPGA chips are respectively connected with two DDR4 memory banks, a JTAG circuit, an SPI Flash and an EMMC, the FPGA chips are mutually connected through Chiplink, and the FPGA chips are connected to Switch. Based on the acceleration system, a multi-channel video coding and decoding acceleration method is also provided. The invention is realized by using an FPGA chip, does not use a CPU with video coding and decoding functions, such as E3 of intel, and is matched with a P4 card of great Vitta, thereby greatly reducing the cost. In addition, 2, 3 or 3 FPGA chips are used, so that the speed of video coding and decoding can be increased according to actual needs.
Description
Technical Field
The invention relates to the technical field of server video coding and decoding, and particularly provides a system and a method for accelerating multi-channel video coding and decoding.
Background
In recent years, the continuous development of network technology makes our lives more and more colorful. With the convenient carrier of the network, the multimedia technology has also advanced day by day, and as the core and key of the multimedia technology, the multimedia video codec has made great progress in the technical and application aspects in recent years. The main function of video coding is to compress video pixel data RGB or YUV, etc. into a video code stream, thereby reducing the data volume of video.
The application requirements for the current video codec are more and more, and the current customers are based on a CPU with video codec function, such as E3 of intel, and P4 card of great. The maximum processing capacity of the current E3 integrated codec chip is 12-way 1080P. Moreover, only 2 chips in the P4 card are used for video encoding and decoding, and if the P4 card is used as a single encoding and decoding application, the other computing performance of the P3932 card is definitely wasted, and the price of the P4 card is relatively expensive. Based on the fact that many clients process small videos and perform security protection, various services such as live broadcast appear, and the method has higher requirements on the way of encoding and decoding and the cost.
Disclosure of Invention
In view of the above disadvantages, embodiments of the present invention provide a system and a method for accelerating encoding and decoding of multiple channels of video, which reduce the cost and improve the encoding and decoding speed of multiple channels of video.
The embodiment of the invention provides an acceleration system for multi-channel video coding and decoding, which comprises a Camera, a Server and an acceleration card, wherein the acceleration card comprises a BMC control module, a chip processing module and a power module;
the BMC control module comprises a BMC, a watchdog, a fan, a temperature sensor and an EEPROM; the BMC is connected with the watchdog through a UART; the BMC is respectively connected with the fan, the temperature sensor and the EEPROM through I2C;
the chip processing module comprises 2, 3 or 4 FPGA chips; the FPGA chip is respectively connected with two DDR4 memory bars, a JTAG circuit, an SPI Flash and an EMMC; the FPGA chips are interconnected by Chiplink and are connected to Switch through UART;
the power supply module comprises a power regulator; the power regulator is connected with an external +12V power supply and is simultaneously connected with the BMC control module and the chip processing module;
the power supply module supplies power to the BMC control module and the chip processing module; the BMC control module is used for out-of-band monitoring management; the chip processing module is used for carrying out multi-channel video coding and decoding.
Furthermore, the accelerator card also comprises a programmable clock chip, an indicator light key, a reset key, a test point key and an external interface;
the programmable clock chip is used for keeping clock synchronization, displaying and recording time;
the indicator light key is used for indicating the fault or the in-place of the accelerator card;
the reset key is used for restarting under the condition of no power failure when the accelerator card fails;
the test point key is used for input and output of a pin during FPGA chip test;
the external interface comprises a USB and a HUB.
Furthermore, the FPGA chip adopts a ZU7EV chip of Xilinx.
Further, the capacity of the DDR4 memory bank is 4 GB.
Furthermore, the FPGA chips are interconnected by using Chiplink, the port specification of the Chiplink interconnection between the FPGA chips is Serdes x4, and the wiring rate of the FPGA chips is 10 Gbps.
A multi-channel video coding and decoding acceleration method is realized based on an acceleration system of multi-channel video coding and decoding, and comprises the following steps:
s1: the Server transmits the H.264/H.265 coded data transmitted by the Camera network Camera to a chip processing module in the accelerator card;
s2: a chip processing module in the accelerator card averagely distributes H.264/H.265 coded data transmitted by a Camera network Camera to each FPGA chip according to a code stream, and each FPGA chip firstly decodes the received code stream data and then carries out CNN reasoning acceleration and retrieval acceleration;
s3: and the accelerator card transmits the code stream data processed by each FPGA chip in the chip processing module to a Server memory.
Further, step S1 includes:
the NIC in the Server writes the H.264/H.265 coded data transmitted by the Camera network Camera into a first memory space of the App process in the memory of the Server;
calling the accelerator card drive, applying for a second memory space required by the accelerator card drive in the accelerator card memory, and copying or mapping the H.264/H.265 coded data transmitted by the Camera network Camera to the second memory space.
Further, step S2 includes:
the method comprises the steps that a Server writes a PCIE accelerator card register in an MMCFG space, an FPGA reads H.264/H.265 coded data transmitted by a Camera network Camera by adopting DMA (direct memory access), the H.264/H.265 coded data transmitted by the Camera network Camera is carried to a chip processing module from a second space, and the coded data are distributed to each FPGA chip according to code streams by a Switch in an average manner;
and the FPGA chip performs H.264/H.265 decoding on the distributed code stream data and performs CNN reasoning acceleration and retrieval acceleration on the decoded data.
Further, step S3 includes:
after the FPGA chip completes CNN reasoning acceleration and retrieval acceleration, MSI interruption is initiated to the Server, the Server writes a PCIE acceleration card register in an MMCFG space, and the FPGA copies data after the CNN reasoning acceleration and the retrieval acceleration are completed to a second memory space from the FPGA by adopting DMA write operation;
the Server copies or maps the data after CNN reasoning acceleration and retrieval acceleration from the second memory space to the first memory space of the App process;
the accelerator card driver calls back.
The effect provided in the summary of the invention is only the effect of the embodiment, not all the effects of the invention, and one of the above technical solutions has the following advantages or beneficial effects:
the embodiment of the invention provides an acceleration system for multi-channel video coding and decoding, which comprises a Camera, a Server and an acceleration card. The accelerator card comprises a BMC control module, a chip processing module and a power supply module; the BMC control module is used for out-of-band monitoring management, the chip processing module is used for carrying out multi-channel video coding and decoding, and the power supply module supplies power to the BMC control module and the chip processing module. The BMC control module comprises BMC, a watchdog, a fan, a temperature sensor and an EEPROM, the BMC is connected with the watchdog through a UART, and the BMC is further connected with the fan, the temperature sensor and the EEPROM through I2C respectively. The chip processing module comprises 2, 3 or 4 FPGA chips, the FPGA chips are respectively connected with two DDR4 memory banks, a JTAG circuit, an SPI Flash and an EMMC, the FPGA chips are mutually connected through Chiplink, and the FPGA chips are connected to Switch. The power supply module comprises a power regulator, and the power regulator is connected with an external +12V power supply and is simultaneously connected with the BMC control module and the chip processing module. Based on the accelerating system of the multi-channel video coding and decoding, a method for accelerating the multi-channel video coding and decoding is also provided. The invention is realized by using an FPGA chip, does not use a CPU with video coding and decoding functions, such as E3 of intel, and is matched with a P4 card of great Vitta, thereby greatly reducing the cost. In addition, 2, 3 or 3 FPGA chips are used, so that the speed of video coding and decoding can be increased according to actual needs. The FPGA chip adopts the ZU7EV chip of Xilinx, and 8 way video coding and decoding can be carried out to every ZU7EV chip, and 16 way video coding and decoding can be carried out to 2 FPGA chips, and 24 way video coding and decoding can be carried out to 3 FPGA chips, and 32 way video coding and decoding can be carried out to 4 FPGA chips, have improved the speed of video coding and decoding.
Drawings
Fig. 1 is a schematic structural connection diagram of an accelerator card in an acceleration system for multi-channel video encoding and decoding according to embodiment 1 of the present invention;
fig. 2 is an interconnection topology diagram of 4 FPGA chips of an accelerator card in an acceleration system based on multi-channel video encoding and decoding according to embodiment 1 of the present invention;
fig. 3 is an overall data flow chart of a method for accelerating multi-channel video encoding and decoding according to embodiment 1 of the present invention.
Detailed Description
In order to clearly explain the technical features of the present invention, the following detailed description of the present invention is provided with reference to the accompanying drawings. The following disclosure provides many different embodiments, or examples, for implementing different features of the invention. To simplify the disclosure of the present invention, the components and arrangements of specific examples are described below. Furthermore, the present invention may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. It should be noted that the components illustrated in the figures are not necessarily drawn to scale. Descriptions of well-known components and processing techniques and procedures are omitted so as to not unnecessarily limit the invention.
Example 1
The embodiment 1 of the invention provides an acceleration system for multi-channel video coding and decoding, which comprises a Camera, a Server and an accelerator card.
Camera is used to provide video data; and the Server is used for connecting and receiving the video data and controlling and managing the encoding and decoding data of the accelerator card.
Fig. 1 is a schematic diagram illustrating a structural connection of an accelerator card in an acceleration system for multi-channel video encoding and decoding according to an embodiment 1 of the present invention. The accelerator card comprises a BMC control module, a chip processing module and a power supply module;
the BMC control module is used for out-of-band monitoring management, the chip processing module is used for carrying out multi-channel video coding and decoding, and the power supply module supplies power to the BMC control module and the chip processing module.
The BMC control module comprises BMC, a watchdog, a fan, a temperature sensor and an EEPROM, the BMC is connected with the watchdog through a UART, and the BMC is further connected with the fan, the temperature sensor and the EEPROM through I2C respectively.
The chip processing module comprises 2, 3 or 4 FPGA chips which are respectively connected with two DDR4 memory banks, a JTAG circuit, SPI Flash and EMMC. The capacity of two DDR4 memory banks is 4GB with ECC and frequency 2400 MH.
And each FPGA chip is interconnected by Chiplink. Fig. 2 is a topological diagram of interconnection of 4 FPGA chips of an accelerator card in an acceleration system based on multi-channel video encoding and decoding according to embodiment 1 of the present invention; the port specification Serdes (GTH) x4 of each FPGA chip has a routing rate of 10 Gbps.
The FPGA chip is connected to Switch through UART. The accelerator card is communicated with the Server through a PCIE golden finger, the Server Server provides X8 signals, and the signals are converted into 4X 8 signals through PCIe Switch and are sent to the FPGA chip.
The FPGA chip adopts ZU7EV chips of Xilinx, and each ZU7EV chip can carry out 8-channel video coding and decoding, 2 FPGA chips can carry out 16-channel video coding and decoding, 3 FPGA chips can carry out 24-channel video coding and decoding, and 4 FPGA chips can carry out 32-channel video coding and decoding. In embodiment 1 of the present invention, 4 FPGA chips are used as an illustration, and the scope of the present invention is not limited to embodiment 1.
The power supply module comprises a power regulator, and the power regulator is connected with an external +12V power supply and is simultaneously connected with the BMC control module and the chip processing module.
The accelerator card also comprises a programmable clock chip, an indicator light key, a reset key, a test point key and an external interface;
the programmable clock chip is used for keeping clock synchronization, displaying and recording time; the programmable clock chip is respectively connected with the ZU7EV0 chip, the ZU7EV1 chip, the ZU7EV2 chip and the ZU7EV3 chip.
The indicator light key is used for indicating the fault or the on-site of the accelerator card;
the reset key is used for restarting under the condition of no power failure when the accelerator card has a fault;
the test point keys are used for input and output of pins during FPGA chip test;
the external interface comprises a USB and a HUB.
The accelerator card further comprises a high-definition digital Display interface Display port, and the high-definition digital Display interface Display port is connected with the ZU7EV0 chip, the ZU7EV1 chip, the ZU7EV2 chip and the ZU7EV3 chip.
Based on the system for accelerating the multi-channel video coding and decoding provided by the embodiment 1 of the invention, a method for accelerating the multi-channel video coding and decoding is also provided.
Before executing an acceleration method of multi-channel video codec, first, 32-channel Camera video codec data Camera0, Camera1 … Camera31 in Camera are transmitted to NIP of Server through Switch.
Then, execution goes to step S1: the Server transmits the 32-channel Camera H.264/H.265 coded data transmitted by the Camera network Camera to a chip processing module in the accelerator card;
s2: a chip processing module in the accelerator card distributes 8-path code stream data to 32-path Camera H.264/H.265 coded data transmitted by a Camera network Camera according to each FPGA chip, and each FPGA chip firstly decodes the received 8-path code stream data and then carries out CNN inference acceleration and retrieval acceleration;
s3: and the accelerator card transmits the code stream data processed by each FPGA chip in the chip processing module to a Server memory.
Fig. 3 is a general data flow chart of an accelerating method for multi-channel video encoding and decoding according to embodiment 1 of the present invention.
Scheme 1: and the NIC in the Server writes the 32-channel Camera H.264/H.265 coded data transmitted by the Camera network Camera into a first memory space of the App process in the Server memory.
And (2) a flow scheme: calling the accelerator card drive, applying for a second memory space required by the accelerator card drive in the accelerator card memory, and copying or mapping the 32-path Camera H.264/H.265 coded data transmitted by the Camera network Camera to the second memory space.
And (3) a flow path: the Server writes a PCIE accelerator card register in the MMCFG space, the FPGA reads 32 paths of Camera H.264/H.265 coded data transmitted by the Camera by adopting DMA (direct memory access), carries the 32 paths of Camera H.264/H.265 coded data transmitted by the Camera to the chip processing module from the second space, and distributes 8 paths of code stream data according to each FPGA chip through the Switch.
And (4) a flow chart: the FPGA chip carries out H.264/H.265 decoding on the distributed 8-path code stream data.
And (5) a flow chart: and the FPGA chip performs CNN reasoning acceleration and retrieval acceleration on the decoded data.
And (6) a flow path: after the FPGA chip completes CNN reasoning acceleration and retrieval acceleration, MSI interruption is initiated to the Server, the Server writes a PCIE acceleration card register in the MMCFG space, and the FPGA copies the data after the CNN reasoning acceleration and the retrieval acceleration from the FPGA chip to a second memory space by adopting DMA write operation;
scheme 7: and the Server copies or maps the data after the CNN reasoning acceleration and the retrieval acceleration from the second memory space to the first memory space of the App process.
And (3) a process 8: the accelerator card driver calls back.
While the invention has been described in detail in the specification and drawings and with reference to specific embodiments thereof, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted; all technical solutions and modifications thereof which do not depart from the spirit and scope of the present invention are intended to be covered by the scope of the present invention.
Claims (6)
1. An acceleration system of multi-channel video coding and decoding comprises a Camera, a Server and an acceleration card, wherein the Server is in communication connection with the Camera; the Server transmits the video data provided by the Camera to the accelerator card, and is characterized in that the accelerator card comprises a BMC control module, a chip processing module and a power supply module;
the BMC control module comprises a BMC, a watchdog, a fan, a temperature sensor and an EEPROM; the BMC is connected with the watchdog through a UART; the BMC is respectively connected with the fan, the temperature sensor and the EEPROM through I2C;
the chip processing module comprises 2, 3 or 4 FPGA chips; the FPGA chip is respectively connected with two DDR4 memory bars, a JTAG circuit, an SPI Flash and an EMMC; the FPGA chips are interconnected by Chiplink and are connected to the converter through UART;
the power supply module comprises a power regulator; the power regulator is connected with an external +12V power supply and is simultaneously connected with the BMC control module and the chip processing module;
the power supply module supplies power to the BMC control module and the chip processing module; the BMC control module is used for out-of-band monitoring management; the chip processing module is used for carrying out multi-channel video coding and decoding.
2. The acceleration system of a multichannel video coding and decoding of claim 1, characterized in that, the said accelerator card also includes programmable clock chip, indicator light key, reset key, test point key and external interface;
the programmable clock chip is used for keeping clock synchronization, displaying and recording time;
the indicator light key is used for indicating the fault or the in-place of the accelerator card;
the reset key is used for restarting under the condition of no power failure when the accelerator card fails;
the test point key is used for inputting and outputting pins during the FPGA chip test;
the external interface comprises a USB and a HUB.
3. The acceleration system of a multi-channel video codec of claim 1, wherein the FPGA chip employs a ZU7EV chip of Xilinx.
4. The system according to claim 1, wherein the DDR4 memory bank has a capacity of 4 GB.
5. The accelerating system of multi-channel video coding and decoding according to claim 1, wherein the FPGA chips are interconnected by Chiplink, the port specification of the Chiplink interconnection between the FPGA chips is Serdes x4, and the routing rate of the FPGA chips is 10 Gbps.
6. A method for accelerating multi-channel video coding and decoding, which is implemented based on the system for accelerating multi-channel video coding and decoding of any one of claims 1 to 5, wherein the method comprises the following steps:
s1: the Server transmits the H.264/H.265 coded data transmitted by the Camera network Camera to a chip processing module in the accelerator card; step S1 includes: the NIC in the Server writes the H.264/H.265 coded data transmitted by the Camera network Camera into a first memory space of the App process in the memory of the Server; calling an accelerator card drive, applying for a second memory space required by the accelerator card drive in an accelerator card memory, and copying or mapping H.264/H.265 coded data transmitted by a Camera network Camera to the second memory space;
s2: a chip processing module in the accelerator card distributes 8-path code stream data to H.264/H.265 coded data transmitted by a Camera network Camera according to each FPGA chip, and each FPGA chip firstly decodes the received 8-path code stream data and then carries out CNN inference acceleration and retrieval acceleration; step S2 includes: the method comprises the steps that a Server writes a PCIE accelerator card register in an MMCFG space, an FPGA reads H.264/H.265 coded data transmitted by a Camera network Camera by adopting DMA (direct memory access), the H.264/H.265 coded data transmitted by the Camera network Camera is carried to a chip processing module from a second memory space, and 8 paths of code stream data are distributed according to each FPGA chip through a Switch; the FPGA chip performs H.264/H.265 decoding on the distributed 8-path code stream data, and performs CNN reasoning acceleration and retrieval acceleration on the decoded data;
s3: the accelerator card transmits the code stream data processed by each FPGA chip in the chip processing module to a Server memory; step S3 includes: after the FPGA chip completes CNN reasoning acceleration and retrieval acceleration, MSI interruption is initiated to the Server, the Server writes a PCIE acceleration card register in an MMCFG space, and the FPGA copies data after the CNN reasoning acceleration and the retrieval acceleration are completed to a second memory space from the FPGA chip by adopting DMA write operation; the Server copies or maps the data after CNN reasoning acceleration and retrieval acceleration from the second memory space to the first memory space of the App process; the accelerator card driver calls back.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910090918.2A CN109525844B (en) | 2019-01-30 | 2019-01-30 | Acceleration system and method for multi-channel video coding and decoding |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910090918.2A CN109525844B (en) | 2019-01-30 | 2019-01-30 | Acceleration system and method for multi-channel video coding and decoding |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109525844A CN109525844A (en) | 2019-03-26 |
| CN109525844B true CN109525844B (en) | 2021-07-27 |
Family
ID=65799779
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910090918.2A Active CN109525844B (en) | 2019-01-30 | 2019-01-30 | Acceleration system and method for multi-channel video coding and decoding |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109525844B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111131873A (en) * | 2019-12-26 | 2020-05-08 | 曙光网络科技有限公司 | Server audio and video data processing method and processing device |
| CN112672166B (en) * | 2020-12-24 | 2023-05-05 | 北京睿芯高通量科技有限公司 | Multi-code stream decoding acceleration system and method for video decoder |
| CN112686901B (en) * | 2021-03-11 | 2021-08-24 | 北京小白世纪网络科技有限公司 | US-CT image segmentation method and device based on deep neural network |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1797721A1 (en) * | 2004-09-08 | 2007-06-20 | Inlet Technologies, Inc. | Slab-based processing engine for motion video |
| CN101729879A (en) * | 2009-12-15 | 2010-06-09 | 山东大学 | Method for realizing real-time video transmission based on MIMO-OFDM system |
| CN106210725A (en) * | 2016-08-03 | 2016-12-07 | 广东技术师范学院 | A kind of video image compression perception coder/decoder system and decoding method thereof |
| CN206807656U (en) * | 2017-06-12 | 2017-12-26 | 普讯科技（大连）有限公司 | AV signal processing unit |
| CN208316891U (en) * | 2018-07-03 | 2019-01-01 | 都邑科技（北京）有限公司 | A kind of image processing system |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020072047A1 (en) * | 1999-12-13 | 2002-06-13 | Michelson Daniel R. | System and method for generating composite video images for karaoke applications |
| US20140219361A1 (en) * | 2013-02-01 | 2014-08-07 | Samplify Systems, Inc. | Image data encoding for access by raster and by macroblock |
-
2019
- 2019-01-30 CN CN201910090918.2A patent/CN109525844B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1797721A1 (en) * | 2004-09-08 | 2007-06-20 | Inlet Technologies, Inc. | Slab-based processing engine for motion video |
| CN101729879A (en) * | 2009-12-15 | 2010-06-09 | 山东大学 | Method for realizing real-time video transmission based on MIMO-OFDM system |
| CN106210725A (en) * | 2016-08-03 | 2016-12-07 | 广东技术师范学院 | A kind of video image compression perception coder/decoder system and decoding method thereof |
| CN206807656U (en) * | 2017-06-12 | 2017-12-26 | 普讯科技（大连）有限公司 | AV signal processing unit |
| CN208316891U (en) * | 2018-07-03 | 2019-01-01 | 都邑科技（北京）有限公司 | A kind of image processing system |
Non-Patent Citations (1)
| Title |
|---|
| 基于FPGA的硬件图像处理技术;吴明美;《中国优秀硕士论文电子期刊》;20140815;全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109525844A (en) | 2019-03-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109525844B (en) | Acceleration system and method for multi-channel video coding and decoding | |
| CN109271335B (en) | FPGA implementation method for DDR cache of multi-channel data source | |
| TWI464596B (en) | System and method for facilitating communication between components in a portable electronic device and portable electronic devices | |
| WO2003077117A1 (en) | Method and system for data flow control of execution nodes of an adaptive computing engines (ace) | |
| US7827386B2 (en) | Controlling memory access devices in a data driven architecture mesh array | |
| CN109753478B (en) | Parallel data processing method and device based on FPGA | |
| CN114817114B (en) | MIPI interface, control method, device and medium thereof | |
| CN103729319A (en) | Equipment system based on serial bus and data transmission method | |
| CN105138494A (en) | Multi-channel computer system | |
| US9330112B2 (en) | Grouping and compressing similar photos | |
| CN105528319B (en) | FPGA-based accelerator card and acceleration method thereof | |
| CN103176941B (en) | Communication method between cores and agent apparatus | |
| CN102568605B (en) | System bus error detection and error correction method and NAND FLASH controller | |
| CN102521180B (en) | Multi-channel real-time direct reading memory structure | |
| US11636061B2 (en) | On-demand packetization for a chip-to-chip interface | |
| US7620678B1 (en) | Method and system for reducing the time-to-market concerns for embedded system design | |
| CN102866732A (en) | Zero terminal | |
| CN103678164A (en) | Memory cascading method and device | |
| US10747615B2 (en) | Method and apparatus for non-volatile memory array improvement using a command aggregation circuit | |
| CN111078624B (en) | Network-on-chip processing system and network-on-chip data processing method | |
| CN202854647U (en) | Zero-terminal machine | |
| CN111078623B (en) | Network-on-chip processing system and network-on-chip data processing method | |
| CN204652526U (en) | A kind of video acquisition memory circuit based on FPGA | |
| CN202332303U (en) | Structure of multichannel real-time direct-reading memory | |
| CN111862885A (en) | Bidirectional data transmission LED control method and system of internal IC and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |