CN109509506A - To the detection method and device of Vcc when a kind of power up test - Google Patents

To the detection method and device of Vcc when a kind of power up test Download PDF

Info

Publication number
CN109509506A
CN109509506A CN201811566182.3A CN201811566182A CN109509506A CN 109509506 A CN109509506 A CN 109509506A CN 201811566182 A CN201811566182 A CN 201811566182A CN 109509506 A CN109509506 A CN 109509506A
Authority
CN
China
Prior art keywords
vcc
signal
detect
power
test
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201811566182.3A
Other languages
Chinese (zh)
Other versions
CN109509506B (en
Inventor
马亮
张登军
查小芳
赵士钰
刘大海
杨小龙
安友伟
李迪
张亦锋
逯钊琦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhuhai Boya Technology Co.,Ltd.
Original Assignee
Zhuhai Boya Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhuhai Boya Technology Co Ltd filed Critical Zhuhai Boya Technology Co Ltd
Priority to CN201811566182.3A priority Critical patent/CN109509506B/en
Publication of CN109509506A publication Critical patent/CN109509506A/en
Application granted granted Critical
Publication of CN109509506B publication Critical patent/CN109509506B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5004Voltage

Landscapes

  • Tests Of Electronic Circuits (AREA)

Abstract

The invention discloses when a kind of power up test to the detection method and device of Vcc, it is optimized for the Vcc voltage measurement in the power up test circuit of storage chip, the time that Vcc voltage changes simply is calculated by an additional counter, the numerical value and triggered time Tvcc that Vcc_detect can quickly and easily be obtained, avoid traditional complicated test method.

Description

To the detection method and device of Vcc when a kind of power up test
Technical field
The present invention relates to when a kind of power up test field, especially power up test of storage circuit to the detection method of Vcc And device.
Background technique
In field of storage, upper electro-detection is the necessary steps of test before storage chip factory, is related to storage chip Job stability, power on detection circuit can be all arranged in manufacturer in storage chip under normal conditions, in power on detection circuit Test point is set, is used to Vcc, Vpp or level signal etc.;Since the variation of voltage in storage chip also relates to time ginseng Number, therefore routine is typically more complicated for the test method of test point.
Summary of the invention
To solve the above problems, the present invention provides, to the detection method and device of Vcc, utilize meter when a kind of power up test The parameter of number device combination clock test Vcc, can quickly and accurately be tested.
Technical solution used by the present invention solves the problems, such as it is:
To the detection method of Vcc when a kind of power up test, comprising the following steps:
Clock signal begins to count when reaching from Vcc_detect signal;
Clock signal stops counting when reaching from Vcc signal;
Clock signal is obtained from Vcc_detect to the duration reached during Vcc is reached by periodicity N and each period T;
The numerical value of Vcc_detect signal is obtained, and the signal triggered time Tvcc from Vcc_detect to Vcc.
Further, the signal triggered time Tvcc=N*T from Vcc_detect to Vcc.
Further, Vcc signal is promoted since Vcc_detect signal with constant airspeed, and promotion rate is f, Vcc_ The numerical value of detect signal is Vcc-f*N*T.
Further, the clock signal is square-wave pulse signal, is generated by the clock inside storage chip or by outside Clock input.
To the detection device of Vcc when a kind of power up test, comprising:
Start timing module, begins to count when reaching for clock signal from Vcc_detect signal;
Terminate timing module, stops counting when reaching for clock signal from Vcc signal;
Counting module, for obtain clock signal from Vcc_detect to reaching during Vcc is reached by periodicity N and The duration T in each period;
Processing module, the signal touching for obtaining the numerical value of Vcc_detect signal, and from Vcc_detect to Vcc Send out time Tvcc.
The beneficial effects of the present invention are: the present invention for storage chip power up test circuit in Vcc voltage measure into Row optimization simply calculates the time that Vcc voltage changes by an additional counter, can quickly and easily be obtained The numerical value and triggered time Tvcc for obtaining Vcc_detect, avoid traditional complicated test method.
Detailed description of the invention
Present invention will be further explained below with reference to the attached drawings and examples.
Fig. 1 is the flow diagram of the embodiment of the present invention;
Fig. 2 is the Vcc level schematic diagram of the embodiment of the present invention.
Specific embodiment
Referring to Figures 1 and 2, An embodiment provides, to the detection method of Vcc, wrap when a kind of power up test Include following steps:
Clock signal begins to count when reaching from Vcc_detect signal;
Clock signal stops counting when reaching from Vcc signal;
Clock signal is obtained from Vcc_detect to the duration reached during Vcc is reached by periodicity N and each period T;
The numerical value of Vcc_detect signal is obtained, and the signal triggered time Tvcc from Vcc_detect to Vcc.
The present embodiment actually attached the counter of conventional pulsed in the circuit of storage chip, and Vcc is drawn One foot is connected in counter and is measured by counter according to the time of the voltage change of Vcc, and Vcc can be learnt by Vcc_ Detect begins to ramp up the time experienced, so as to quickly calculate numerical value and the triggered time of Vcc_detect signal Tvcc provides foundation for decision circuitry problem.
Preferably, another embodiment of the present invention provides when a kind of power up test to the detection method of Vcc, from The signal triggered time Tvcc=N*T of Vcc_detect to Vcc.Since the signal of counter is pulsed, directly Periodicity and cycle duration can be used and carry out time measurement, in actual mechanical process, according to the certain timing of the selection of engineer Clock signal, making periodicity in Tvcc is integer, easily facilitates calculating.
Preferably, another embodiment of the present invention provides, to the detection method of Vcc, Vcc believes when a kind of power up test It number is promoted since Vcc_detect signal with constant airspeed, promotion rate is f, and the numerical value of Vcc_detect signal is Vcc-f*N*T.
Promotion rate f in the present embodiment, can reach the Vcc level time experienced by conduction time obtains, Vcc voltage can obtain the promotion rate f of Vcc divided by the time, belong to the voltage tester mode of conventional storage chip, by being promoted Rate f is that may know that by Vcc_detect promotion to the amplitude of Vcc multiplied by Tvcc, thus retrodicts to obtain the number of Vcc_detect Value.
Preferably, another embodiment of the present invention provides when a kind of power up test to the detection method of Vcc, when described Clock signal is square-wave pulse signal, is generated by the clock inside storage chip or is inputted by external clock.The present embodiment uses Square wave is convenient for obtaining the periodicity of integer.
To the detection device of Vcc when a kind of power up test, comprising:
Start timing module, begins to count when reaching for clock signal from Vcc_detect signal;
Terminate timing module, stops counting when reaching for clock signal from Vcc signal;
Counting module, for obtain clock signal from Vcc_detect to reaching during Vcc is reached by periodicity N and The duration T in each period;
Processing module, the signal touching for obtaining the numerical value of Vcc_detect signal, and from Vcc_detect to Vcc Send out time Tvcc.
Referring to Fig.1-2, another embodiment of the present invention provides, to the detection method of Vcc, wrap when a kind of power up test Include following steps:
Clock signal begins to count when reaching from Vcc_detect signal;
Clock signal stops counting when reaching from Vcc signal;
Clock signal is obtained from Vcc_detect to the duration reached during Vcc is reached by periodicity N and each period T;
The numerical value of Vcc_detect signal is obtained, and the signal triggered time Tvcc from Vcc_detect to Vcc, from The numerical value of signal triggered time Tvcc=N*T, the Vcc_detect signal of Vcc_detect to Vcc is Vcc-f*N*T, Wherein Vcc signal is promoted since Vcc_detect signal with constant airspeed, and promotion rate is f.
The clock signal is square-wave pulse signal, is generated by the clock inside storage chip or defeated by external clock Enter.
The present invention is optimized for the Vcc voltage measurement in the power up test circuit of storage chip, by adding one Counter simply calculates the time that Vcc voltage changes, and can quickly and easily obtain the numerical value of Vcc_detect With triggered time Tvcc, traditional complicated test method is avoided.
The above, only presently preferred embodiments of the present invention, the invention is not limited to above embodiment, as long as It reaches technical effect of the invention with identical means, all should belong to protection scope of the present invention.

Claims (5)

1. to the detection method of Vcc when a kind of power up test, it is characterised in that: the following steps are included:
Clock signal begins to count when reaching from Vcc_detect signal;
Clock signal stops counting when reaching from Vcc signal;
Clock signal is obtained from Vcc_detect to the duration T reached during Vcc is reached by periodicity N and each period;
The numerical value of Vcc_detect signal is obtained, and the signal triggered time Tvcc from Vcc_detect to Vcc.
2. to the detection method of Vcc when a kind of power up test according to claim 1, it is characterised in that: from Vcc_ The signal triggered time Tvcc=N*T of detect to Vcc.
3. to the detection method of Vcc when a kind of power up test according to claim 1 or 2, it is characterised in that: Vcc signal It is promoted since Vcc_detect signal with constant airspeed, promotion rate is f, and the numerical value of Vcc_detect signal is Vcc-f* N*T.
4. to the detection method of Vcc when a kind of power up test according to claim 1, it is characterised in that: the clock letter Number it is square-wave pulse signal, is generated by the clock inside storage chip or inputted by external clock.
5. to the detection device of Vcc when a kind of power up test, it is characterised in that: include:
Start timing module, begins to count when reaching for clock signal from Vcc_detect signal;
Terminate timing module, stops counting when reaching for clock signal from Vcc signal;
Counting module passes through periodicity N and each week from Vcc_detect to during reaching Vcc arrival for obtaining clock signal The duration T of phase;
Processing module, for obtaining the numerical value of Vcc_detect signal, and the signal triggered time from Vcc_detect to Vcc Tvcc。
CN201811566182.3A 2018-12-20 2018-12-20 Method and device for detecting Vcc during power-on test Active CN109509506B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811566182.3A CN109509506B (en) 2018-12-20 2018-12-20 Method and device for detecting Vcc during power-on test

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811566182.3A CN109509506B (en) 2018-12-20 2018-12-20 Method and device for detecting Vcc during power-on test

Publications (2)

Publication Number Publication Date
CN109509506A true CN109509506A (en) 2019-03-22
CN109509506B CN109509506B (en) 2021-05-14

Family

ID=65753973

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811566182.3A Active CN109509506B (en) 2018-12-20 2018-12-20 Method and device for detecting Vcc during power-on test

Country Status (1)

Country Link
CN (1) CN109509506B (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030014620A1 (en) * 1998-10-30 2003-01-16 Fairchild Semiconductor Corporation Method and circuit for performing automatic power on reset of an integrated circuit
CN101017455A (en) * 2006-02-11 2007-08-15 深圳市顶星数码网络技术有限公司 Electrifying timing sequence testing device and method thereof
CN101800530A (en) * 2009-12-29 2010-08-11 福建星网锐捷网络有限公司 Power supply electrifying control method,device and equipment
CN102122943A (en) * 2010-12-29 2011-07-13 山东华芯半导体有限公司 Low-power consumption time delay programmable power-on resetting method and circuit
US9019793B1 (en) * 2014-02-06 2015-04-28 SK Hynix Inc. Semiconductor devices
CN105391448A (en) * 2015-12-07 2016-03-09 中国航空工业集团公司西安航空计算技术研究所 Method for detecting correctness of differential clock frequency in real time
CN106024069A (en) * 2016-05-13 2016-10-12 上海华虹宏力半导体制造有限公司 Memorizer operation voltage detection circuit
CN106970519A (en) * 2017-05-17 2017-07-21 宁波大学 Time test circuit and time method of testing
CN206353315U (en) * 2016-12-23 2017-07-25 北京同方微电子有限公司 Circuit that is electric and sending 3B command signals on a kind of automatic detection chip

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030014620A1 (en) * 1998-10-30 2003-01-16 Fairchild Semiconductor Corporation Method and circuit for performing automatic power on reset of an integrated circuit
CN101017455A (en) * 2006-02-11 2007-08-15 深圳市顶星数码网络技术有限公司 Electrifying timing sequence testing device and method thereof
CN101800530A (en) * 2009-12-29 2010-08-11 福建星网锐捷网络有限公司 Power supply electrifying control method,device and equipment
CN102122943A (en) * 2010-12-29 2011-07-13 山东华芯半导体有限公司 Low-power consumption time delay programmable power-on resetting method and circuit
US9019793B1 (en) * 2014-02-06 2015-04-28 SK Hynix Inc. Semiconductor devices
CN105391448A (en) * 2015-12-07 2016-03-09 中国航空工业集团公司西安航空计算技术研究所 Method for detecting correctness of differential clock frequency in real time
CN106024069A (en) * 2016-05-13 2016-10-12 上海华虹宏力半导体制造有限公司 Memorizer operation voltage detection circuit
CN206353315U (en) * 2016-12-23 2017-07-25 北京同方微电子有限公司 Circuit that is electric and sending 3B command signals on a kind of automatic detection chip
CN106970519A (en) * 2017-05-17 2017-07-21 宁波大学 Time test circuit and time method of testing

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
VIBHU SHARMA: "Minimum current consumption transition time optimization methodology for low power CTS", 《2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE)》 *

Also Published As

Publication number Publication date
CN109509506B (en) 2021-05-14

Similar Documents

Publication Publication Date Title
RU2423673C2 (en) Energy-efficient ultrasonic flow metre
KR101398151B1 (en) Method and device for measuring the capacitance of a capacitive component
CN106597096B (en) A kind of clock frequency monitoring method
CN104344875B (en) A kind of pulse timing counting device and method for fluid flow calibrating
CN1981444A (en) Device for the analog/digital conversion of a measuring voltage
RU2017132839A (en) DEVICES AND METHODS FOR DETERMINING THE DEGREE OF RELIABILITY OF MEASUREMENTS OF THE FLOW METER
US3324707A (en) Method and apparatus for calibrating flow meters
CN204188240U (en) A kind of pulse timing counting assembly for fluid flow calibrating
CN103135650A (en) Current/frequency conversion circuit linearity and symmetry digital compensation method
WO2012081136A1 (en) Gas measurement device and checking system
CN106908750A (en) A kind of electric energy meter pulse error detection method and device
CN109509506A (en) To the detection method and device of Vcc when a kind of power up test
CN102457268B (en) Implementation method for 32-bit capture register
CN205643512U (en) Frequency detecting system
CN104360301A (en) Method for calibrating local discharge detection device employing transient voltage method
CN104964729A (en) Calibrating device for fluid metering instrument
KR100555880B1 (en) The frequency counter using double edge time interval and the oscillator test device using the counter
CN106442712B (en) A kind of device and method of automatic calibration EDDY CURRENT sensitivity
CN103913192B (en) A kind of electric charges amplify sing1e unit calibration device and calibration steps
US20140114593A1 (en) Apparatus and method for calculating electrical charge quantity or electrical discharge quantity for battery unit according to calibration parameter used for adjusting time interval of electrical charge/discharge calculation, and method for calibrating integral time interval
CN107340426A (en) Frequency detection system and method
RU2309415C1 (en) Device for measuring capacitance of capacitive pickup
CN107564375A (en) A kind of method and circuit of the systematic error for eliminating period of single pendulum measurement
RU2565813C1 (en) Microcontroller-based converter of resistance, capacitance and voltage into binary code
US12025479B2 (en) Monitoring a disturbing variable of a measuring device system by monitoring an error velocity of the measuring device system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address

Address after: 519000 unit a1106-1107, block a, entrepreneurship building, Tsinghua Science Park, 101 University Road, Tangjiawan Town, Zhuhai City, Guangdong Province

Patentee after: Zhuhai Boya Technology Co.,Ltd.

Address before: Unit a1005-1007, block a, pioneering building, Tsinghua Science Park, 101 University Road, Tangjiawan Town, Zhuhai City, Guangdong Province, 519080

Patentee before: ZHUHAI BOYA TECHNOLOGY Co.,Ltd.

CP03 Change of name, title or address