CN109427932A - LED epitaxial slice and its manufacturing method - Google Patents
LED epitaxial slice and its manufacturing method Download PDFInfo
- Publication number
- CN109427932A CN109427932A CN201710739994.2A CN201710739994A CN109427932A CN 109427932 A CN109427932 A CN 109427932A CN 201710739994 A CN201710739994 A CN 201710739994A CN 109427932 A CN109427932 A CN 109427932A
- Authority
- CN
- China
- Prior art keywords
- layer
- gan
- grown
- epitaxial wafer
- sapphire substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 23
- 229910052594 sapphire Inorganic materials 0.000 claims abstract description 60
- 239000010980 sapphire Substances 0.000 claims abstract description 60
- 239000000758 substrate Substances 0.000 claims abstract description 58
- 230000012010 growth Effects 0.000 claims abstract description 53
- 238000000034 method Methods 0.000 claims abstract description 30
- 239000004575 stone Substances 0.000 claims description 2
- 229910002704 AlGaN Inorganic materials 0.000 claims 4
- 230000008569 process Effects 0.000 abstract description 8
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 146
- 229910002601 GaN Inorganic materials 0.000 description 144
- 238000010586 diagram Methods 0.000 description 10
- 239000010931 gold Substances 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 230000004888 barrier function Effects 0.000 description 6
- 150000001875 compounds Chemical class 0.000 description 6
- 229910052737 gold Inorganic materials 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 5
- 230000007547 defect Effects 0.000 description 5
- 230000000737 periodic effect Effects 0.000 description 5
- 238000007740 vapor deposition Methods 0.000 description 5
- 238000004020 luminiscence type Methods 0.000 description 4
- 241001062009 Indigofera Species 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 239000010437 gem Substances 0.000 description 3
- 229910001751 gemstone Inorganic materials 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- 229910052697 platinum Inorganic materials 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 239000004411 aluminium Substances 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 238000009616 inductively coupled plasma Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229910052718 tin Inorganic materials 0.000 description 2
- 239000011135 tin Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- -1 InGaN (InGaN) Chemical compound 0.000 description 1
- 208000012868 Overgrowth Diseases 0.000 description 1
- 229910001069 Ti alloy Inorganic materials 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- NWAIGJYBQQYSPW-UHFFFAOYSA-N azanylidyneindigane Chemical compound [In]#N NWAIGJYBQQYSPW-UHFFFAOYSA-N 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000004134 energy conservation Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000004992 fission Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 230000003760 hair shine Effects 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Substances [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000004151 rapid thermal annealing Methods 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
- H01L33/0066—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
- H01L33/007—Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/12—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a stress relaxation structure, e.g. buffer layer
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Led Devices (AREA)
Abstract
This disclosure relates to a kind of LED epitaxial slice and its manufacturing method.The described method includes: providing a Sapphire Substrate (1), and GaN intrinsic layer (2), GaN n-layer (3), luminescent layer (4) and GaN p-type layer (5) are successively grown on the Sapphire Substrate (1), the growth stress adjustment layer (6) between the Sapphire Substrate (1) and the GaN n-layer (3), wherein, the lattice constant of the Stress relief layer (6) is between sapphire and GaN.The lattice mismatch between sapphire and GaN can be reduced in this way, to reduce the warpage that epitaxial wafer occurs during the growth process and after the completion of growth, improve the performance of extension flake products.
Description
Technical field
This disclosure relates to field of semiconductor manufacture, and in particular, to a kind of LED epitaxial slice and its manufacturing method.
Background technique
Light emitting diode (light emitting diode, LED) is a kind of knot that can convert the electrical signal to optical signal
Type electroluminescent semiconductor devices.Gallium nitride (GaN) based light-emitting diode as solid state light emitter once appearance, just with its efficiently
Rate, the long-life, energy conservation and environmental protection, it is small in size the advantages that be known as after the Edison invented electric light mankind and illuminate removing from office again in history
Life, it has also become international semiconductor and lighting area research and development and industry focus of attention.
Wherein, with gallium nitride (GaN), InGaN (InGaN), aluminium gallium nitride alloy (AlGaN) and indium nitride gallium aluminium
(AlGaInN) the direct bandwidth of the III-V nitride material based on is 0.7~6.2eV, is covered from ultraviolet light to infrared light
Spectral region, be manufacture blue and green light and white light emitting device ideal material.
In general, the epitaxial wafer of GaN base light emitting, can using sapphire as substrate, on a sapphire substrate according to
Secondary generation GaN intrinsic layer, GaN n-layer, luminescent layer and GaN p-type layer.
Summary of the invention
Purpose of this disclosure is to provide a kind of high performance LED epitaxial slice and its manufacturing methods.
Since GaN LED generallys use sapphire as substrate, and there are the mistakes of biggish lattice between sapphire and GaN
Match, cause there are biggish stress inside GaN epitaxial layer, these stress make epitaxial layer during the growth process and growth is completed
After warpage may occur.On the one hand warpage leverages the performances such as brightness, the wavelength of epitaxial wafer, on the other hand also result in
The case where being ruptured in LED chip manufacturing process.And the size of epitaxial wafer is bigger, and this warpage is more serious.How to reduce
The warpage degree of epitaxial wafer improves wavelength and brightness yield, becomes the key of epitaxial layer development.Inventor expects, Ke Yi
Layer lattice constant Stress relief layer between sapphire and GaN is grown between Sapphire Substrate and GaN n-layer, to reduce
Lattice mismatch between sapphire and GaN.
To achieve the goals above, the disclosure provides a kind of manufacturing method of LED epitaxial slice.The method packet
It includes: a Sapphire Substrate, and successively long GaN intrinsic layer, GaN n-layer, luminescent layer and the GaN in the Sapphire Substrate is provided
P-type layer, the growth stress adjustment layer between the Sapphire Substrate and the GaN n-layer, wherein the Stress relief layer
Lattice constant is between sapphire and GaN.
Optionally, the step of growth stress adjustment layer between the Sapphire Substrate and the GaN n-layer is wrapped
It includes: growing the Stress relief layer between the Sapphire Substrate and the GaN intrinsic layer.
Optionally, the method also includes: between the GaN intrinsic layer and the GaN n-layer grow AlGaN/GaN
Superlattice reflection layer.
Optionally, the step of growth stress adjustment layer between the Sapphire Substrate and the GaN n-layer is wrapped
It includes: growing the Stress relief layer between the GaN intrinsic layer and the GaN n-layer.
Optionally, the method also includes: it is super to grow between the GaN n-layer and the luminescent layer AlGaN/GaN
Lattice reflecting layer.
Optionally, the Stress relief layer is SiC or GaN/SiC superlattices.
The disclosure also provides a kind of LED epitaxial slice, and the epitaxial wafer includes Sapphire Substrate and successively grows
GaN intrinsic layer, GaN n-layer in the Sapphire Substrate, luminescent layer, GaN p-type layer, the epitaxial wafer further include growth
Stress relief layer between the Sapphire Substrate and the GaN n-layer, wherein the lattice constant of the Stress relief layer
Between sapphire and GaN.
Optionally, the Stress relief layer is grown between the Sapphire Substrate and the GaN intrinsic layer.
Optionally, the epitaxial wafer further include: AlGaN/GaN superlattice reflection layer is grown in the GaN intrinsic layer and institute
It states between GaN n-layer.
Optionally, the Stress relief layer is grown between the GaN intrinsic layer and the GaN n-layer.
Optionally, the epitaxial wafer further include: AlGaN/GaN superlattice reflection layer is grown in the GaN n-layer and institute
It states between luminescent layer.
Optionally, the Stress relief layer is SiC or GaN/SiC superlattices.
Through the above technical solutions, grown a layer lattice constant between Sapphire Substrate and GaN n-layer between indigo plant
Stress relief layer between jewel and GaN.The lattice mismatch between sapphire and GaN can be reduced in this way, to reduce extension
The warpage that piece occurs during the growth process and after the completion of growth, improves the performance of extension flake products.
Other feature and advantage of the disclosure will the following detailed description will be given in the detailed implementation section.
Detailed description of the invention
Attached drawing is and to constitute part of specification for providing further understanding of the disclosure, with following tool
Body embodiment is used to explain the disclosure together, but does not constitute the limitation to the disclosure.In the accompanying drawings:
Fig. 1 is the flow chart of the manufacturing method for the LED epitaxial wafer that an exemplary embodiment provides;
Fig. 2 is the schematic diagram for the LED epitaxial wafer that an exemplary embodiment provides;
Fig. 3 is the schematic diagram for the LED epitaxial wafer that another exemplary embodiment provides;
Fig. 4 is the schematic diagram for the LED epitaxial wafer that another exemplary embodiment provides;
Fig. 5 is the schematic diagram for the LED epitaxial wafer that another exemplary embodiment provides;
Fig. 6 is the schematic diagram for the LED epitaxial wafer that another exemplary embodiment provides.
Description of symbols
1 Sapphire Substrate, 2 GaN intrinsic layer, 3 GaN n-layer
4 luminescent layer, 5 GaN p-type layer, 6 Stress relief layer
7 AlGaN/GaN superlattice reflection layers
Specific embodiment
It is described in detail below in conjunction with specific embodiment of the attached drawing to the disclosure.It should be understood that this place is retouched
The specific embodiment stated is only used for describing and explaining the disclosure, is not limited to the disclosure.
Fig. 1 is the flow chart of the manufacturing method for the LED epitaxial wafer that an exemplary embodiment provides.As shown in Figure 1, the side
Method may include lower step.
In step s 11, a Sapphire Substrate is provided.
In step s 12, GaN intrinsic layer, GaN n-layer, luminescent layer and GaN p-type are successively grown on a sapphire substrate
Layer, wherein the growth stress adjustment layer between Sapphire Substrate and GaN n-layer.The lattice constant of Stress relief layer is between indigo plant
Between jewel and GaN.
Stress relief layer for example can be SiC or GaN/SiC superlattices.
The disclosure also provide it is a kind of by the above method manufacture LED epitaxial wafer, the epitaxial wafer include Sapphire Substrate and
Successively grow GaN intrinsic layer, GaN n-layer, luminescent layer, GaN p-type layer on a sapphire substrate.The epitaxial wafer further includes
The Stress relief layer being grown between Sapphire Substrate and GaN n-layer.Wherein, the lattice constant of Stress relief layer is between blue precious
Between stone and GaN.
Through the above technical solutions, grown a layer lattice constant between Sapphire Substrate and GaN n-layer between indigo plant
Stress relief layer between jewel and GaN.The lattice mismatch between sapphire and GaN can be reduced in this way, to reduce extension
The warpage that piece occurs during the growth process and after the completion of growth, improves the performance of extension flake products.
In one embodiment, Stress relief layer can be grown between Sapphire Substrate and GaN intrinsic layer.Fig. 2 is to show
The schematic diagram for the LED epitaxial wafer that example property embodiment provides.As shown in Fig. 2, Stress relief layer 6 is grown in Sapphire Substrate 1 and GaN
Between intrinsic layer 2.
It is above-mentioned between Sapphire Substrate 1 and GaN n-layer 3 in the manufacturing process of LED epitaxial wafer as shown in Figure 2
The step of growth stress adjustment layer 6 may include: the growth stress adjustment layer 6 between Sapphire Substrate 1 and GaN intrinsic layer 2.
Specifically, in one embodiment, the manufacturing process of LED epitaxial wafer shown in Fig. 2 is as follows:
1) Sapphire Substrate 1 is patterned using the method for wet etching or dry etching, patterned substrate knot
Structure can be the cone-shaped patterned substrate of periodic arrangement, and the Ground Diameter of cone-shaped substrate can be 2.0~2.7um, high
Degree can be 1.5~1.7um, and spacing can be 0.3~1.0um.
Wherein, patterned substrate structure can be the cone-shaped structure of periodic arrangement, or the step for protrusion of surface
Shape structure, column structure etc..
Optionally, it can use the method epitaxial growth GaN of metal organic chemical compound vapor deposition in Sapphire Substrate 1
Nucleating layer (not shown).GaN nucleating layer can be by the way of low-temperature epitaxy, and growth temperature is 500~700 DEG C, with a thickness of 10
~100nm.Nucleating layer is usually polycrystalline structure, and fission is independent island form one by one in temperature-rise period, is subsequent outer
The growth for prolonging layer provides nuclearing centre, reduces the lattice mismatch between Sapphire Substrate 1 and epitaxial layer.
2) the high growth temperature SiC Stress relief layer 6 on Sapphire Substrate 1 (or GaN nucleating layer), SiC Stress relief layer 6
By the control to temperature, pressure, growth rate in growth course, to realize the control to subsequent epitaxial layer warpage degree.?
In growth course, temperature range be 900~1400 DEG C, preferably 1200~1300 DEG C, pressure be 100~800mbar, preferably 200
~600mbar.Since there is also lattice mismatch, this causes crystals there are stress between GaN and SiC, the size of stress with
Respective thickness is related with growth conditions, and the concave-convex state of epitaxial wafer is influenced by stress intensity when subsequent light emitting layer grown,
It can make extension by the thickness and growth course of control SiC come the formation state of epitaxial layer when adjusting subsequent light emitting layer grown
Layer is equably grown.
3) high temperature GaN intrinsic layer 2 is grown on SiC Stress relief layer 6.By to temperature in the growth course of GaN intrinsic layer 2
The three peacekeeping two-dimensional growths of GaN are realized in the control of the technological parameters such as degree, pressure, III-V compound ratio, keep epitaxial surface flat
Whole, defect is less.During the growth process temperature be 1000~1300 DEG C, preferably 1000~1100 DEG C, pressure be 100~
400mbar, preferably 200~300mbar, III-V compound ratio are 600~1500, preferably 900~1200.GaN intrinsic layer
2 effect is the growth basis for providing a stabilization for subsequent GaN n-layer and luminescent layer, smooth, crystal quality is good.
4) Si is grown on GaN intrinsic layer 2 adulterate GaN n-layer 3.Si doping concentration is 5 × 1018~2 × 1019/cm3,
With a thickness of 1000~4000nm.
5) multi-quantum well luminescence layer 4 is grown in GaN n-layer 3.The structure of multiple quantum wells is InxGa1-xN/GaN (0 < x
< 1), for potential well layer with a thickness of 2~4nm, barrier layer thickness is 8~15nm, and the period of Quantum Well is 1~15, volume minor structure
Growth temperature is 700~850 DEG C.
Optionally, AlGaN electronic barrier layer (not shown) can be grown on luminescent layer 4.
6) Mg is grown on luminescent layer 4 (or AlGaN electronic barrier layer) adulterate GaN p-type layer 5.
After epitaxial wafer is made, LED chip can also be manufactured by the epitaxial wafer according to the following steps:
P-type InGaN contact layer is grown in GaN p-type layer 5;
P-type InGaN contact layer is activated, the mode of activation be temperature be 600~800 DEG C vacuum or N2Atmosphere
Lower carry out rapid thermal annealing, or bombarded using ion beam;
It is adopted vapor deposition method in epi-layer surface and prepares transparency conducting layer.Transparency conducting layer with a thickness of 1~1000nm,
It is preferred that 80~300nm, transparency conducting layer can be ITO, or CTO, ZnO/Al, Ni/Au, Ni/Pd/Au, Pt/Au etc. are closed
Any one in gold;
Using the method for inductive couple plasma body (inductively coupled plasma, ICP) etching by portion
Subregion etches into GaN n-layer 3, and etches step-like structure in GaN n-layer 3, and step surface height is 500~
2000nm;
Metal p-electrode is prepared using the method growth of vapor deposition over transparent conductive layer, metal p-electrode can close for Ti/Au
Gold, or any two or more of alloys in Ni, Au, Al, Ti, Pd, Pt, Sn, Cr, metal p-electrode with a thickness of
0.2~1 μm;
Metal n-electrode is prepared on the ledge surface and side wall of the GaN n-layer 3 etched using the method for vapor deposition, gold
Belonging to n-electrode can be Ti/Al alloy, or two or more of alloys in Ti, Al, Au, Pt, Sn, metal n-electrode
With a thickness of 0.2~1 μm.
So far LED chip can be produced.
In the related art, since there are biggish lattice mismatches between sapphire and GaN, so causing to deposit in epitaxial layer
In a large amount of defect, these defects extend to luminescent layer, often become non-radiative recombination center, to influence the effect that shines
Rate.In the embodiment of fig. 2, Stress relief layer 6 is grown between Sapphire Substrate 1 and GaN intrinsic layer 2, can not only be reduced
The warpage of GaN epitaxial layer, and can reduce the defect concentration of GaN epitaxial layer.
Optionally, the epitaxial wafer that the disclosure provides can also include AlGaN/GaN superlattice reflection layer.Fig. 3 is another shows
The schematic diagram for the LED epitaxial wafer that example property embodiment provides.As shown in figure 3, on the basis of Fig. 2, AlGaN/GaN superlattice reflection
Layer 7 is grown between GaN intrinsic layer 2 and GaN n-layer 3.
In the manufacturing process of LED epitaxial wafer as shown in Figure 3, on the basis of Fig. 1, the manufacturing method of LED epitaxial wafer
Further include: AlGaN/GaN superlattice reflection layer 7 is grown between GaN intrinsic layer 2 and GaN n-layer 3.
Specifically, the embodiment of Fig. 3 can be to make some changes on the basis of the embodiment of Fig. 2.In above-mentioned steps 3) it
Afterwards, step 3 ' can be increased): AlGaN/GaN superlattice reflection layer 7 is grown on GaN intrinsic layer 2, periodicity is 30~50, week
Phase is 10~30% with a thickness of 2~5nm, the Al content of AlGaN.
Then, step 4) is changed are as follows: is grown Si on AlGaN/GaN superlattice reflection layer 7 and is adulterated GaN n-layer 3.
In the fig. 3 embodiment, AlGaN/GaN superlattice reflection layer 7 is increased, so that the light that luminescent layer 4 emits downwards
It is reflected upwards via AlGaN/GaN superlattice reflection layer 7, reduces light loss.
Fig. 4 is the schematic diagram for the LED epitaxial wafer that another exemplary embodiment provides.As shown in figure 4, on the basis of Fig. 2,
AlGaN/GaN superlattice reflection layer 7 is grown between GaN n-layer 3 and luminescent layer 4.
In the manufacturing process of LED epitaxial wafer as shown in Figure 4, on the basis of Fig. 1, the manufacturing method of LED epitaxial wafer
Further include: AlGaN/GaN superlattice reflection layer 7 is grown between GaN n-layer 3 and luminescent layer 4.
Specifically, the embodiment of Fig. 4 can be to make some changes on the basis of the embodiment of Fig. 2.In above-mentioned steps 4) it
Afterwards, step 4 ' can be increased): AlGaN/GaN superlattice reflection layer 7 is grown in GaN n-layer 3, periodicity is 30~50, week
Phase is 10~30% with a thickness of 2~5nm, the Al content of AlGaN.
Then, step 5) is changed are as follows: multi-quantum well luminescence layer 4 is grown on AlGaN/GaN superlattice reflection layer 7.
Compared with the embodiment of Fig. 3, AlGaN/GaN superlattice reflection layer 7 has adjusted position, but can equally play reduction
The effect of epitaxial wafer light loss.
In another embodiment, Stress relief layer 6 can be grown between GaN intrinsic layer 2 and GaN n-layer 3.Fig. 5 is
The schematic diagram for the LED epitaxial wafer that another exemplary embodiment provides.As shown in figure 5, Stress relief layer 6 is grown in GaN intrinsic layer 2
Between GaN n-layer 3.
It is above-mentioned between Sapphire Substrate 1 and GaN n-layer 3 in the manufacturing process of LED epitaxial wafer as shown in Figure 5
The step of growth stress adjustment layer 6 may include: the growth stress adjustment layer 6 between GaN intrinsic layer 2 and GaN n-layer 3.
Specifically, in one embodiment, the manufacturing process of LED epitaxial wafer shown in fig. 5 is as follows:
A) Sapphire Substrate 1 is patterned using the method for wet etching or dry etching, patterned substrate knot
Structure can be the cone-shaped patterned substrate of periodic arrangement, and the Ground Diameter of cone-shaped substrate can be 2.0~2.7um, high
Degree can be 1.5~1.7um, and spacing can be 0.3~1.0um.
Wherein, patterned substrate structure can be the cone-shaped structure of periodic arrangement, or the step for protrusion of surface
Shape structure, column structure etc..
Optionally, it can use the method epitaxial growth GaN of metal organic chemical compound vapor deposition in Sapphire Substrate 1
Nucleating layer (not shown).
B) high temperature GaN intrinsic layer 2 is grown on Sapphire Substrate 1 (or GaN nucleating layer).The growth course of GaN intrinsic layer 2
In by the technological parameters such as temperature, pressure, III-V compound ratio control realize GaN three peacekeeping two-dimensional growths, make
Epitaxial surface is smooth, and defect is less.Temperature is 1000~1300 DEG C during the growth process, and preferably 1000~1100 DEG C, pressure is
100~400mbar, preferably 200~300mbar, III-V compound ratio are 600~1500, preferably 900~1200.
C) SiC Stress relief layer 6 is grown on GaN intrinsic layer 2, by temperature in the growth course of SiC Stress relief layer 6
The control of degree, pressure, growth rate, to realize the control to subsequent epitaxial layer warpage degree.During the growth process, temperature range
It is 900~1400 DEG C, preferably 1200~1300 DEG C, pressure is 100~800mbar, preferably 200~600mbar.
D) Si is grown on SiC Stress relief layer 6 adulterate GaN n-layer 3.Si doping concentration is 5 × 1018~2 × 1019/
cm3, with a thickness of 1000~4000nm.
E) multi-quantum well luminescence layer 4 is grown in GaN n-layer 3.The structure of multiple quantum wells is InxGa1-xN/GaN (0 < x
< 1), for potential well layer with a thickness of 2~4nm, barrier layer thickness is 8~15nm, and the period of Quantum Well is 1~15, volume minor structure
Growth temperature is 700~850 DEG C.
Optionally, AlGaN electronic barrier layer (not shown) can be grown on luminescent layer 4.
F) Mg is grown on luminescent layer 4 (or AlGaN electronic barrier layer) adulterate GaN p-type layer 5.
In the 5 embodiment of figure 5, compared with the embodiment of above-mentioned Fig. 2-Fig. 4, Stress relief layer 6 has adjusted position, but same
Sample can play the role of reducing epitaxial wafer warpage.UGaN in GaN intrinsic layer 2 can provide a comparison for the growth of SiC
Good basis.The SiC layer grown on uGaN is mono-crystalline structures.Since there is also lattice mismatches between GaN and SiC, this causes
There are stress for crystals, and the size of stress is related with respective thickness and growth conditions, and extension when subsequent light emitting layer grown
The concave-convex state of piece is influenced by stress intensity.Subsequent luminescent layer can be adjusted by controlling thickness and the growth course of SiC
The formation state of epitaxial layer, grows epitaxial layer equably when growth.
Similarly, on the basis of Fig. 5, epitaxial wafer can also increase AlGaN/GaN superlattice reflection layer 7.Fig. 6 is another
The schematic diagram for the LED epitaxial wafer that exemplary embodiment provides.As shown in fig. 6, AlGaN/GaN superlattices are anti-on the basis of Fig. 5
Layer 7 is penetrated to be grown between GaN n-layer 3 and luminescent layer 4.
In the manufacturing process of LED epitaxial wafer as shown in FIG. 6, on the basis of Fig. 5, the manufacturing method of LED epitaxial wafer
Further include: AlGaN/GaN superlattice reflection layer 7 is grown between GaN n-layer 3 and luminescent layer 4.
Specifically, the embodiment of Fig. 6 can be to make some changes on the basis of the embodiment of Fig. 5.Above-mentioned steps d) it
Afterwards, step d ' can be increased): AlGaN/GaN superlattice reflection layer 7 is grown in GaN n-layer 3, periodicity is 30~50, week
Phase is 10~30% with a thickness of 2~5nm, the Al content of AlGaN.
Then, step e) is changed are as follows: multi-quantum well luminescence layer 4 is grown on AlGaN/GaN superlattice reflection layer 7.
Compared with the embodiment of Fig. 5, in the embodiment in fig 6, epitaxial layer increases AlGaN/GaN superlattice reflection layer 7,
So that the light that luminescent layer 4 emits downwards reflects upwards via AlGaN/GaN superlattice reflection layer 7, reduce light loss.
Stress relief layer 6 in above embodiments is described by taking SiC as an example.Stress relief layer 6 can also use
GaN/SiC superlattices can equally play the role of adjusting subsequent light emitting layer grown stress, between preferably alleviation GaN and SiC
Stress, avoid because growth SiC thick film caused by sliver phenomena such as.
Wherein, the periodicity of GaN/SiC superlattices can be 30~50, and periodic thickness is 2~5nm.It is super brilliant in GaN/SiC
It, can be by the control to temperature, pressure, growth rate, to realize to subsequent outer in the growth course of the Stress relief layer 6 of lattice
Prolong the control of layer warpage degree, during the growth process, temperature be 900~1400 DEG C, preferably 1200~1300 DEG C, pressure 100
~800mbar, preferably 200~600mbar.
It is understood that although above embodiments are to be described by taking patterned substrate as an example, but the disclosure is not
It is limited to the GaN base LED prepared in patterned substrate, further includes using epitaxial lateral overgrowth (Epitaxial Lateral
Overgrow, ELOG) technology and pendeo epitaxy growth (Pendeo Epiatxy, PE) technology preparation GaN base LED.
The preferred embodiment of the disclosure is described in detail in conjunction with attached drawing above, still, the disclosure is not limited to above-mentioned reality
The detail in mode is applied, in the range of the technology design of the disclosure, a variety of letters can be carried out to the technical solution of the disclosure
Monotropic type, these simple variants belong to the protection scope of the disclosure.
It is further to note that specific technical features described in the above specific embodiments, in not lance
In the case where shield, it can be combined in any appropriate way.In order to avoid unnecessary repetition, the disclosure to it is various can
No further explanation will be given for the combination of energy.
In addition, any combination can also be carried out between a variety of different embodiments of the disclosure, as long as it is without prejudice to originally
Disclosed thought equally should be considered as disclosure disclosure of that.
Claims (12)
1. a kind of manufacturing method of LED epitaxial slice, which comprises provide a Sapphire Substrate (1), and in institute
It states and successively grows GaN intrinsic layer (2), GaN n-layer (3), luminescent layer (4) and GaN p-type layer (5) on Sapphire Substrate (1),
It is characterized in that:
The growth stress adjustment layer (6) between the Sapphire Substrate (1) and the GaN n-layer (3), wherein the stress
The lattice constant of adjustment layer (6) is between sapphire and GaN.
2. the method according to claim 1, wherein described in the Sapphire Substrate (1) and the GaN N-shaped
The step of growth stress adjustment layer (6), includes: between layer (3)
The Stress relief layer (6) is grown between the Sapphire Substrate (1) and the GaN intrinsic layer (2).
3. according to the method described in claim 2, it is characterized in that, the method also includes:
AlGaN/GaN superlattice reflection layer (7) are grown between the GaN intrinsic layer (2) and the GaN n-layer (3).
4. the method according to claim 1, wherein described in the Sapphire Substrate (1) and the GaN N-shaped
The step of growth stress adjustment layer (6), includes: between layer (3)
The Stress relief layer (6) is grown between the GaN intrinsic layer (2) and the GaN n-layer (3).
5. method according to claim 2 or 4, which is characterized in that the method also includes:
AlGaN/GaN superlattice reflection layer (7) are grown between the GaN n-layer (3) and the luminescent layer (4).
6. the method according to claim 1, wherein the Stress relief layer (6) is that SiC or GaN/SiC is super brilliant
Lattice.
7. a kind of LED epitaxial slice, the epitaxial wafer includes Sapphire Substrate (1) and is successively grown in described blue precious
GaN intrinsic layer (2), GaN n-layer (3) on stone lining bottom (1), luminescent layer (4), GaN p-type layer (5), which is characterized in that described
Epitaxial wafer further includes the Stress relief layer (6) being grown between the Sapphire Substrate (1) and the GaN n-layer (3),
In, the lattice constant of the Stress relief layer (6) is between sapphire and GaN.
8. epitaxial wafer according to claim 7, which is characterized in that the Stress relief layer (6) is grown in the sapphire
Between substrate (1) and the GaN intrinsic layer (2).
9. epitaxial wafer according to claim 8, which is characterized in that the epitaxial wafer further include:
AlGaN/GaN superlattice reflection layer (7) is grown between the GaN intrinsic layer (2) and the GaN n-layer (3).
10. epitaxial wafer according to claim 7, which is characterized in that the Stress relief layer (6) is grown in the GaN sheet
It levies between layer (2) and the GaN n-layer (3).
11. the epitaxial wafer according to claim 8 or 10, which is characterized in that the epitaxial wafer further include:
AlGaN/GaN superlattice reflection layer (7) is grown between the GaN n-layer (3) and the luminescent layer (4).
12. epitaxial wafer according to claim 7, which is characterized in that the Stress relief layer (6) is super for SiC or GaN/SiC
Lattice.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710739994.2A CN109427932B (en) | 2017-08-23 | 2017-08-23 | Light emitting diode epitaxial wafer and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710739994.2A CN109427932B (en) | 2017-08-23 | 2017-08-23 | Light emitting diode epitaxial wafer and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109427932A true CN109427932A (en) | 2019-03-05 |
CN109427932B CN109427932B (en) | 2021-07-16 |
Family
ID=65500436
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710739994.2A Active CN109427932B (en) | 2017-08-23 | 2017-08-23 | Light emitting diode epitaxial wafer and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109427932B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113594315A (en) * | 2021-07-27 | 2021-11-02 | 厦门士兰明镓化合物半导体有限公司 | LED chip epitaxial structure and preparation method thereof |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5393993A (en) * | 1993-12-13 | 1995-02-28 | Cree Research, Inc. | Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices |
US20030089917A1 (en) * | 2001-11-13 | 2003-05-15 | Krames Michael R. | Nucleation layer for improved light extraction from light emitting devices |
US20060138449A1 (en) * | 2002-11-25 | 2006-06-29 | Super Nova Optoelectronics Corp. | Gallium nitride based light-emitting device |
JP2008311317A (en) * | 2007-06-12 | 2008-12-25 | Eudyna Devices Inc | Semiconductor light-emitting element |
CN101834248A (en) * | 2010-04-21 | 2010-09-15 | 中国科学院半导体研究所 | Gallium nitride light emitting diode |
CN102185052A (en) * | 2011-05-05 | 2011-09-14 | 中国科学院半导体研究所 | Manufacturing method of modulation-doped gallium nitride series light-emitting diode |
CN202549913U (en) * | 2012-03-15 | 2012-11-21 | 安徽三安光电有限公司 | Growth substrate for composite gallium-nitride-based semiconductor |
CN103305908A (en) * | 2012-03-14 | 2013-09-18 | 东莞市中镓半导体科技有限公司 | Composite substrate for GaN growth |
CN103531612A (en) * | 2012-07-02 | 2014-01-22 | 三星电子株式会社 | Semiconductor device |
US20140225059A1 (en) * | 2013-02-08 | 2014-08-14 | Bridgelux, Inc. | LED with Improved Injection Efficiency |
-
2017
- 2017-08-23 CN CN201710739994.2A patent/CN109427932B/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5393993A (en) * | 1993-12-13 | 1995-02-28 | Cree Research, Inc. | Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices |
US20030089917A1 (en) * | 2001-11-13 | 2003-05-15 | Krames Michael R. | Nucleation layer for improved light extraction from light emitting devices |
US20060138449A1 (en) * | 2002-11-25 | 2006-06-29 | Super Nova Optoelectronics Corp. | Gallium nitride based light-emitting device |
JP2008311317A (en) * | 2007-06-12 | 2008-12-25 | Eudyna Devices Inc | Semiconductor light-emitting element |
CN101834248A (en) * | 2010-04-21 | 2010-09-15 | 中国科学院半导体研究所 | Gallium nitride light emitting diode |
CN102185052A (en) * | 2011-05-05 | 2011-09-14 | 中国科学院半导体研究所 | Manufacturing method of modulation-doped gallium nitride series light-emitting diode |
CN103305908A (en) * | 2012-03-14 | 2013-09-18 | 东莞市中镓半导体科技有限公司 | Composite substrate for GaN growth |
CN202549913U (en) * | 2012-03-15 | 2012-11-21 | 安徽三安光电有限公司 | Growth substrate for composite gallium-nitride-based semiconductor |
CN103531612A (en) * | 2012-07-02 | 2014-01-22 | 三星电子株式会社 | Semiconductor device |
US20140225059A1 (en) * | 2013-02-08 | 2014-08-14 | Bridgelux, Inc. | LED with Improved Injection Efficiency |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113594315A (en) * | 2021-07-27 | 2021-11-02 | 厦门士兰明镓化合物半导体有限公司 | LED chip epitaxial structure and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN109427932B (en) | 2021-07-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8563395B2 (en) | Method of growing uniform semiconductor nanowires without foreign metal catalyst and devices thereof | |
JP5603366B2 (en) | Light emitting device having active layer extending into open pit and method of manufacturing the same | |
US10186635B2 (en) | Method of forming a light emitting diode structure and a light diode structure | |
CN102403417A (en) | Group III nitride nanorod light emitting device and method of manufacturing the same | |
WO2008082097A1 (en) | Light emitting device and fabrication method thereof | |
KR20090101604A (en) | Group 3 nitride-based semiconductor light emitting diodes and methods to fabricate them | |
TWI493747B (en) | Light emitting diodes and manufacture thereof | |
JP2023536361A (en) | LED device and method for manufacturing LED device | |
CN110416372A (en) | A kind of preparation method of the lossless micro-nano structure towards micro-LED application | |
CN105470360A (en) | Led chip and manufacturing method thereof | |
KR100682873B1 (en) | Semiconductor emitting device and manufacturing method for the same | |
CN104103723B (en) | Gallium nitride light-emitting diode and preparation method thereof | |
CN110718614A (en) | Ultraviolet light-emitting diode chip for improving light extraction efficiency and manufacturing method thereof | |
CN105374910A (en) | Led chip and manufacturing method thereof | |
JP5165668B2 (en) | Semiconductor light emitting device and manufacturing method thereof | |
CN109427932A (en) | LED epitaxial slice and its manufacturing method | |
TWI437731B (en) | Semiconductor optoelectronic device with enhanced light extraction efficiency and fabricating method thereof | |
CN104425668B (en) | A kind of LED chip and preparation method thereof | |
CN206148461U (en) | Light -emitting diode | |
CN107919417A (en) | Light emitting diode and preparation method thereof | |
US7910388B2 (en) | Semiconductor light-emitting device with selectively formed buffer layer on substrate | |
CN207818603U (en) | A kind of light-emitting diode chip for backlight unit | |
CN109817776A (en) | A kind of light-emitting diode chip for backlight unit and preparation method thereof | |
TWI387134B (en) | Light-emitting device and method for manufacturing the same | |
KR102128835B1 (en) | Automotive application composition comprising light emitting device for light amplification using graphene quantum dot |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20210317 Address after: 518119 No.1 Yan'an Road, Kuiyong street, Dapeng New District, Shenzhen City, Guangdong Province Applicant after: BYD Semiconductor Co.,Ltd. Address before: 518118 BYD Road, Pingshan New District, Shenzhen, Guangdong 3009 Applicant before: BYD Co.,Ltd. |
|
TA01 | Transfer of patent application right | ||
GR01 | Patent grant | ||
GR01 | Patent grant |