CN109324542B - Special pulse signal processor for neutron multiplicity measurement - Google Patents
Special pulse signal processor for neutron multiplicity measurement Download PDFInfo
- Publication number
- CN109324542B CN109324542B CN201811061104.8A CN201811061104A CN109324542B CN 109324542 B CN109324542 B CN 109324542B CN 201811061104 A CN201811061104 A CN 201811061104A CN 109324542 B CN109324542 B CN 109324542B
- Authority
- CN
- China
- Prior art keywords
- fpga
- signal processing
- neutron
- pulse signal
- board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000005259 measurement Methods 0.000 title claims abstract description 46
- 230000002093 peripheral effect Effects 0.000 claims abstract description 18
- 238000004458 analytical method Methods 0.000 claims abstract description 17
- 238000000034 method Methods 0.000 claims abstract description 10
- 238000003491 array Methods 0.000 claims description 10
- 238000004364 calculation method Methods 0.000 claims description 6
- 238000006243 chemical reaction Methods 0.000 claims description 5
- 230000003111 delayed effect Effects 0.000 claims description 3
- 239000011824 nuclear material Substances 0.000 abstract description 3
- 238000010586 diagram Methods 0.000 description 7
- 230000000875 corresponding effect Effects 0.000 description 3
- 230000001276 controlling effect Effects 0.000 description 2
- 230000004992 fission Effects 0.000 description 2
- 238000007493 shaping process Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000002269 spontaneous effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/24—Pc safety
- G05B2219/24215—Scada supervisory control and data acquisition
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Measurement Of Radiation (AREA)
Abstract
The invention belongs to the technical field of nondestructive analysis of nuclear materials, and particularly relates to a pulse signal processor special for neutron multiplicity measurement, which comprises an interface board of an FPGA and a peripheral circuit, an FPGA signal processing board connected with a singlechip data display and high-voltage power supply board, a touch screen connected with the singlechip data display and high-voltage power supply board, and a direct-current power supply connected with the singlechip data display and high-voltage power supply board and the touch screen; programming the FPGA signal processing board to obtain three counter circuits including a first counter; each path of counter circuit records and stores one path of neutron pulse signal; the one-way counter circuit can also process multiple pulse signals, namely, the coincidence count of the neutron pulse signals recorded by the counter circuit and the analysis result of the multiple are given.
Description
Technical Field
The invention belongs to the technical field of nondestructive analysis of nuclear materials, and particularly relates to a special pulse signal processor for neutron multiplicity measurement.
Background
The neutron multiplicity pulse signal processor is mainly used for nondestructive analysis of nuclear materials and is important equipment for measuring special fissionable materials. The neutron coincidence pulse signal is rapidly processed and analyzed by adopting a programmable logic array (FPGA), a high-voltage power supply and a low-voltage power supply can be provided for measuring equipment, the measuring equipment can communicate with a computer through an RS-422 interface, and all measurement and analysis work can be completed through computer software.
Disclosure of Invention
In order to realize the rapid processing and analysis of neutron coincidence pulse signals, research work of the device is carried out.
In order to achieve the purposes, the technical scheme adopted by the invention is a special pulse signal processor for neutron multiplicity measurement, which comprises an FPGA signal processing board, a touch screen and a direct current power supply, wherein the FPGA signal processing board is connected with an interface board of a peripheral circuit and a singlechip data display and high-voltage power supply board; programming the FPGA signal processing board to obtain three counter circuits including a first counter; each path of the counter circuit records and stores one path of the neutron pulse signals; one path of the counter circuit can also process multiple pulse signals, namely A, R + A, R of the neutron pulse signals recorded by the counter circuit and analysis results of the multiple are given;
the R + A is a true coincidence count and an accidental coincidence count, and refers to the number and frequency of pulses in a time window of the true coincidence count and the accidental coincidence count, and the time window of the true coincidence count and the accidental coincidence count refers to a second time after the trigger pulse arrives and a delay of a first time;
the A is an accidental coincidence count which refers to the number and frequency of pulses in an accidental coincidence counting time window, and the accidental coincidence counting time window refers to the fourth time after the third time delayed after the true coincidence count + the accidental coincidence counting time window;
and the R is a true coincidence count and is obtained by subtracting the A from the R + A.
Further, in the present invention,
the three counter circuits in the FPGA signal processing board are connected with the neutron pulse signal through an interface board of the FPGA and a peripheral circuit, and the interface board of the FPGA and the peripheral circuit is used for processing the input neutron pulse signal and converting the neutron pulse signal into a level signal which can be received by the FPGA signal processing board and A/D conversion; an RS-422 interface is further arranged on an interface board between the FPGA and a peripheral circuit, and the neutron pulse signal record in the counter circuit, the A, R + A, R of the neutron pulse signal and the analysis result of the multiplicity are sent to an external computer through the RS-422 interface.
Further, in the present invention,
the singlechip data display and high-voltage power supply board is used for receiving an FPGA analysis result, displaying and outputting data through the touch screen and providing a high-voltage power supply for the coincidence measurement device; the coincidence measurement device is a device for providing the neutron pulse signal;
the touch screen is used for being matched with the FPGA signal processing board to realize data display and controlling the FPGA signal processing board to start and stop measurement;
the DC power supply can provide 5V and 24V DC current.
Further, in the present invention,
the FPGA signal processing board is programmed to enable a shift register sequence and a second counter to be further connected in the counter circuit for realizing the processing of the multiple pulse signals, the neutron pulse signals are recorded and stored through the shift register sequence, and the R + A, A is recorded and counted through the second counter.
Further, in the present invention,
by programming the FPGA signal processing board to connect 256 storage positions respectively allocated to the R + A, A in the counter circuit for realizing the multiple pulse signal processing, taking the value of each R + A, A as the address of the storage position, and if the R + A, A is between 1-254, recording each R + A, A in one storage position respectively; if the R + A, A is greater than or equal to 255, then the R + As are all posted in the 255 th storage location for storing the R + As and the As are all posted in the 255 th storage location for storing the As.
Further, in the present invention,
in the internal control software of the FPGA signal processing board, two arrays are established aiming at 256 storage positions respectively allocated to the R + A, A, the value of each R + A, A is used as an address, and the content in the storage position corresponding to the address is added by 1;
the two arrays are cleared when the special pulse signal processor for the neutron multiplicity measurement is initialized;
when the coincidence pulse signal processing and the multiple pulse signal processing are performed on the neutron pulse signals, the FPGA control unit in the FPGA signal processing board accumulates the R + A, A.
Further, in the present invention,
after reaching the preset measurement time, reading the record of three stored groups of neutron pulse signals by an FPGA control unit in the FPGA signal processing board, calculating the R + A, A, R of a group of neutron pulse signals subjected to the multiple pulse signal processing in the period, and sending final measurement data including T, A, R + A, R and multiple measurement results to the computer after the whole measurement time is over;
the T is the total count value in the first counter in the counter circuit for realizing the processing of the multiple pulse signals, and is the sum of the pulse counts input in a measuring time;
the result of the measurement of the multiplicity refers to data in two groups of the arrays established in the internal control software of the FPGA signal processing board.
Further, in the present invention,
the FPGA control unit can receive a control command and a parameter setting command sent by the computer and send a measurement and calculation result to the computer according to a specified data format; the FPGA control unit controls high voltage through a digital potentiometer, and simultaneously adopts ADC to read back an analog signal which is changed into 0-5V after voltage division.
Further, in the present invention,
the intelligent FPGA signal processing device is characterized by further comprising a case, wherein the case comprises a BNC, an indicator lamp, a switch and an input/output interface, and is used for fixing and protecting the FPGA signal processing board, an interface board of the FPGA and a peripheral circuit, a single chip microcomputer data display and high-voltage power supply board, a touch pad, a direct-current power supply and a fixed input/output connecting plug-in unit and preventing external electromagnetic interference.
The invention has the beneficial effects that:
1. the total count of three paths of random neutron pulse signals can be rapidly recorded and stored according to preset measuring time, and after the measurement is finished, the data and other calculation results are required to be sent to a computer through an RS-422 interface.
2. One path of the three paths of random neutron pulse signals can be analyzed and processed, and a true coincidence count (R), a true coincidence count + accidental coincidence count (R + A), an accidental coincidence count (A) and a multiple analysis result can be given.
Drawings
Fig. 1 is a functional block diagram of a pulse signal processor dedicated for neutron multiplicity measurement according to an embodiment of the present invention;
fig. 2 is a schematic diagram of an implementation method of a pulse signal processor dedicated for neutron multiplicity measurement according to an embodiment of the present invention;
FIG. 3 is a schematic diagram of an A, R + A, R algorithm for neutron pulse signals, in accordance with an embodiment of the present invention;
FIG. 4 is a layout diagram of an internal circuit board of a pulse signal processor dedicated for neutron multiplicity measurement according to an embodiment of the present invention;
FIG. 5 is a schematic diagram of a device data acquisition interface of the device data acquisition and parameter setting software according to an embodiment of the present invention;
fig. 6 is a schematic diagram of a device parameter setting interface of the device data acquisition and parameter setting software according to an embodiment of the present invention.
Detailed Description
The invention is further described below with reference to the figures and examples. The invention provides a special pulse signal processor (processor for short) for neutron multiplicity measurement, which comprises 6 parts:
the FPGA signal processing board: the method mainly completes storage and processing of input neutron pulse signals and sends analysis results to a computer and a single chip microcomputer;
interface board of FPGA and peripheral circuit: the method mainly completes the processing of the input neutron pulse signal, converts the neutron pulse signal into a level signal which can be received by the FPGA, and simultaneously realizes the functions of RS-422, A/D conversion and the like of the FPGA;
3. single chip data display and high voltage power supply board: the device is mainly used for receiving FPGA analysis results, realizing data display and output through a touch screen, realizing an A/D conversion function and simultaneously providing a high-voltage power supply for a coincidence measurement device; (coincidence measuring device is composed of a plurality of He-3 proportional counter tubes, a slowing body, a preamplifier, etc., can measure the substance emitting neutrons, provides neutron signal pulse for the processor, and needs 5V and high voltage power supply when working)
4. The touch screen is used for being matched with the FPGA signal processing board to realize data display, controlling the FPGA signal processing board to start and stop measurement and the like;
5. a direct-current power supply: the interface board, the singlechip data display and high-voltage power supply board, the FPGA signal processing board and the touch screen are connected with the FPGA and the peripheral circuit to provide +5V and 24V direct current;
6. a case: the intelligent protection box comprises a BNC, an indicator light, a switch and an input/output interface, wherein the case is used for fixing and protecting an FPGA signal processing board, an interface board of the FPGA and a peripheral circuit, a single chip microcomputer data display and high-voltage power supply board, a touch pad, a direct-current power supply and a fixed input/output connection plug-in unit, and meanwhile, external electromagnetic interference is prevented.
In addition, the temperature and humidity sensor is connected with an FPGA control unit in the FPGA signal processing board.
The special pulse signal processor for neutron multiplicity measurement provided by the invention adopts a V6130T type FPGA (the chip is taken as an embodiment in the following description) produced by Xilinx company, the chip is used for realizing the rapid processing of neutron pulse signals, the input pulses are TTL pulses, the arrival time of the pulses is random, and the highest input pulse frequency is designed to be 107Hz, the minimum pulse width is 20 nanoseconds, the minimum interval of adjacent pulses is 30 nanoseconds, and the FPGA system uses a 250MHz crystal oscillator as an internal system clock. The implementation block diagram of the system is shown in fig. 1. The specific implementation method inside the system is shown in fig. 2.
The FPGA signal processing board is connected with an interface board of the FPGA and peripheral circuits, a singlechip data display and high-voltage power supply board, and the touch screen is connected with the singlechip data display and high-voltage power supply board;
as shown in fig. 1, three counter circuits including a first counter are obtained by programming an FPGA signal processing board; each counter circuit carries out coincidence pulse signal processing on one random neutron pulse signal, namely, the neutron pulse signal is recorded and stored (the coincidence pulse signal processing mainly analyzes neutron pulses with time correlation, and because spontaneous fission and induced fission can simultaneously emit two or more neutrons which are correlated in time);
one of the counter circuits can also process multiple pulse signals, namely A, R + A, R of the neutron pulse signals recorded by the counter circuit and analysis results of the multiple are given. (the main function of the multiple pulse signal processing device is to analyze the time distribution of the neutron pulse signal. the specific method is to adopt a shift register sequence to realize the storage of the pulse signal, adopt a counter to realize the recording of the pulse in a time window, realize the triggering once when the pulse arrives, record the number and the frequency of the pulse in R + A and A time windows at the triggering moment, and finally obtain the result which accords with the counting and the multiple distribution.)
Algorithm A, R + A, R for neutron pulse signals (i.e. coincidence counting method, as shown in fig. 3):
r + a is true coincidence count + accidental coincidence count, which refers to the number and frequency of pulses in a time window of true coincidence count + accidental coincidence count, and the time window of true coincidence count + accidental coincidence count refers to the second time after the delay of the first time after the trigger pulse (time t ═ 0 in fig. 3) arrives; the first time is called pre-delay time, and is adjustable from 0 to 7.5 microseconds, and the duration of the first time (P in fig. 3) in this embodiment is 4 microseconds; the second time is called as a first gate width, and is adjustable from 0 microsecond to 256 microseconds, and the duration of the second time is 256 microseconds in the embodiment;
a is accidental coincidence counting, which means the number and frequency of pulses in an accidental coincidence counting time window; the accidental coincidence counting time window is the fourth time after the third time delayed after the real coincidence counting + the accidental coincidence counting time window, the third time is called long delay time, the time is adjustable from 0 to 1024 microseconds, and the duration of the third time is 1024 microseconds in the embodiment; the fourth time is called a second gate width, and is adjustable from 0 to 256 microseconds, wherein the duration of the fourth time is 256 microseconds in the embodiment;
r is the true coincidence count obtained by subtracting a from R + a.
The R + a, a value is calculated at the arrival of each pulse and the two data are accumulated. After one pulse has been analyzed as described above, the next pulse is analyzed again in the same manner until all pulses have been analyzed. After the system reaches a preset time (such as 1000 seconds), the values of R + A, A and R in the period are calculated.
Regarding the multiplicity calculation method:
the multiplicity is that the values of R + A and A are used as addresses, and each of R + A and A has 256 channels. If the number of recorded pulses is between 1 and 254, each track is entered, and if the number of pulses is greater than or equal to 255, all the tracks are entered. The specific implementation mode is as follows:
the FPGA signal processing board is programmed to be connected with a shift register sequence and a second counter in the FPGA signal processing board in a counter circuit (see a circuit containing the counter 1 in figure 1) for realizing the processing of the multiple pulse signals, the recording and the storage of the neutron pulse signals are realized through the shift register sequence, the second counter is programmed to realize the recording and the statistics of R + A, A, and finally, a result conforming to the counting and the multiple distribution can be obtained.
By programming the FPGA signal processing board, 256 storage positions respectively allocated to R + A, A are also connected in the counter circuit for realizing the multiple pulse signal processing, the value of each R + A, A is used as the address of the storage position, and if R + A, A is between 1-254, each R + A, A is respectively recorded in one storage position; if R + A, A is greater than or equal to 255, then R + A is all logged into the 255 th storage location for storing R + A and A is all logged into the 255 th storage location for storing A.
In addition, aiming at a multiple calculation method, in internal control software of an FPGA signal processing board, two arrays are established aiming at 256 storage positions respectively distributed by R + A, A, the value of each R + A, A is used as an address, and the content in the storage position corresponding to the address is added by 1; for example: when a trigger pulse comes, if the number of pulses in the R + A window is 5 and the number of pulses in the A window is 2, the value in the array R _ A [5] is added with 1, and the value in the array A [2] is added with 1.
The two arrays are reset when a pulse signal processor special for the neutron multiplicity measurement is initialized;
when the coincidence pulse signal processing and the multiple pulse signal processing are carried out on the neutron pulse signals, the FPGA control unit in the FPGA signal processing board accumulates R + A, A.
After a predetermined measurement time, such as 1 second, is reached, the FPGA control unit in the FPGA signal processing board reads the stored record (i.e., the number of pulses) of the three sets of random neutron pulse signals, calculates R + A, A, R of the set of neutron pulse signals subjected to the multiplicity pulse signal processing during this period, and sends the final measurement data, including T, a, R + a, R, and the measurement results of multiplicity, to the computer after the entire measurement time is over.
Wherein,
t is a total count value in a first counter in a counter circuit that realizes multiple pulse signal processing, and is a sum of pulse counts input over a measurement time; (the counter circuit for realizing the processing of the multiple pulse signals is the circuit comprising the counter 1 in FIG. 1, and the first counter is the counter 1 in FIG. 1)
The result of the measurement of the multiplicity refers to the data in two groups of arrays established in the internal control software of the FPGA signal processing board, namely the data in the arrays R _ A [ i ] and A [ i ];
wherein R + A and R _ A [ i ]]Is in the relationship of
Wherein A and A [ i ]]Is in the relationship of
R＝(R+A)-A；
R[i]＝R_A[i]-A[i]。
The three counter circuits in the FPGA signal processing board are connected with neutron pulse signals through an interface board of the FPGA and a peripheral circuit, and the interface board of the FPGA and the peripheral circuit is used for processing the input neutron pulse signals and converting the neutron pulse signals into level signals which can be received by the FPGA signal processing board (namely, shaping of the externally input pulse signals is realized through a shaping circuit so as to form pulse signals with the same width) and A/D conversion; and an RS-422 interface is also arranged on an interface board of the FPGA and the peripheral circuit, and the neutron pulse signal record in the counter circuit, A, R + A, R of the neutron pulse signal and the analysis result of the multiplicity are sent to an external computer through the RS-422 interface.
The FPGA control unit in the FPGA signal processing board can receive the control command and the parameter setting command sent from the computer, and send the measurement and calculation results to the computer according to the specified data format (in this embodiment, it is implemented by programming corresponding device data acquisition and parameter setting software using VB, see fig. 5 and 6); the FPGA control unit controls high voltage through a digital potentiometer (specifically, the high voltage control module in the figure 1 is controlled), and simultaneously, an ADC is adopted to read back the analog signal which is changed into 0-5V after voltage division.
The device according to the present invention is not limited to the embodiments described in the specific embodiments, and those skilled in the art can derive other embodiments according to the technical solutions of the present invention, and also belong to the technical innovation scope of the present invention.
Claims (4)
1. A special pulse signal processor for neutron multiplicity measurement is characterized in that: the system comprises an FPGA signal processing board, a touch screen and a direct current power supply, wherein the FPGA signal processing board is connected with an interface board of an FPGA and a peripheral circuit, a singlechip data display and high-voltage power supply board, the touch screen is connected with the singlechip data display and high-voltage power supply board, and the direct current power supply is connected with the singlechip data display and high-voltage power supply board and the touch screen; programming the FPGA signal processing board to obtain three counter circuits including a first counter; each path of counter circuit carries out coincidence pulse signal processing on one path of neutron pulse signal, wherein the coincidence pulse signal processing refers to recording and storing the neutron pulse signal; one path of the counter circuit can also process multiple pulse signals, namely A, R + A, R of the neutron pulse signals recorded by the counter circuit and analysis results of the multiple are given;
the R + A is a true coincidence count and an accidental coincidence count, and refers to the number and frequency of pulses in a time window of the true coincidence count and the accidental coincidence count, and the time window of the true coincidence count and the accidental coincidence count refers to a second time after the trigger pulse arrives and a delay of a first time;
the A is an accidental coincidence count which refers to the number and frequency of pulses in an accidental coincidence counting time window, and the accidental coincidence counting time window refers to the fourth time after the third time delayed after the true coincidence count + the accidental coincidence counting time window;
the R is a true coincidence count and is obtained by subtracting the A from the R + A;
the three counter circuits in the FPGA signal processing board are connected with the neutron pulse signal through an interface board of the FPGA and a peripheral circuit, and the interface board of the FPGA and the peripheral circuit is used for processing the input neutron pulse signal and converting the neutron pulse signal into a level signal which can be received by the FPGA signal processing board and A/D conversion; an RS-422 interface is further arranged on an interface board between the FPGA and a peripheral circuit, and the neutron pulse signal record in the counter circuit, the A, R + A, R of the neutron pulse signal and the analysis result of the multiplicity are sent to an external computer through the RS-422 interface;
programming the FPGA signal processing board to enable a shift register sequence and a second counter to be further connected in the counter circuit for realizing the processing of the multiple pulse signals, realizing the recording and storage of the neutron pulse signals through the shift register sequence, and realizing the recording and statistics of the R + A, A through the second counter;
by programming the FPGA signal processing board to connect 256 storage positions respectively allocated to the R + A, A in the counter circuit for realizing the multiple pulse signal processing, taking the value of each R + A, A as the address of the storage position, and if the R + A, A is between 1-254, recording each R + A, A in one storage position respectively; if the R + A, A is greater than or equal to 255, then the R + As are all posted in the 255 th storage location for storing the R + As, and the As are all posted in the 255 th storage location for storing the As;
in the internal control software of the FPGA signal processing board, two arrays are established aiming at 256 storage positions respectively allocated to the R + A, A, the value of each R + A, A is used as an address, and the content in the storage position corresponding to the address is added with 1; the R + A array is represented by R _ A [ i ], and the A array is represented by A [ i ];
the two arrays are cleared when the special pulse signal processor for the neutron multiplicity measurement is initialized;
when the coincidence pulse signal processing and the multiple pulse signal processing are carried out on the neutron pulse signals, the FPGA control unit in the FPGA signal processing board accumulates the R + A, A;
after reaching the preset measurement time, reading the record of three stored groups of neutron pulse signals by an FPGA control unit in the FPGA signal processing board, calculating the R + A, A, R of a group of neutron pulse signals subjected to the multiple pulse signal processing in the period, and sending final measurement data including T, A, R + A, R and multiple measurement results to the computer after the whole measurement time is over;
the T is the total count value in the first counter in the counter circuit for realizing the processing of the multiple pulse signals, and is the sum of the pulse counts input in a measuring time;
the result of the measurement of the multiplicity refers to the data in the two groups of arrays established in the internal control software of the FPGA signal processing board, namely the data in the R _ A [ i ] and the A [ i ];
wherein R + A and R _ A [ i ]]Is in the relationship of
Wherein A and A [ i ]]Is in the relationship of
R＝(R+A)-A；
R[i]＝R_A[i]-A[i]。
2. The pulse signal processor special for neutron multiplicity measurement as claimed in claim 1, wherein:
the singlechip data display and high-voltage power supply board is used for receiving an FPGA analysis result, displaying and outputting data through the touch screen and providing a high-voltage power supply for the coincidence measurement device; the coincidence measurement device is a device for providing the neutron pulse signal;
the touch screen is used for being matched with the FPGA signal processing board to realize data display and controlling the FPGA signal processing board to start and stop measurement;
the DC power supply can provide +5V and 24V DC current.
3. The pulse signal processor special for neutron multiplicity measurement as claimed in claim 1, wherein: the FPGA control unit can receive a control command and a parameter setting command sent by the computer and send a measurement and calculation result to the computer according to a specified data format; the FPGA control unit controls high voltage through a digital potentiometer, and simultaneously adopts ADC to read back an analog signal which is changed into 0-5V after voltage division.
4. The pulse signal processor special for neutron multiplicity measurement as claimed in claim 1, wherein: the intelligent FPGA signal processing device is characterized by further comprising a case, wherein the case comprises a BNC, an indicator lamp, a switch and an input/output interface, and is used for fixing and protecting the FPGA signal processing board, an interface board of the FPGA and a peripheral circuit, a single chip microcomputer data display and high-voltage power supply board, a touch pad, a direct-current power supply and a fixed input/output connecting plug-in unit and preventing external electromagnetic interference.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811061104.8A CN109324542B (en) | 2018-09-12 | 2018-09-12 | Special pulse signal processor for neutron multiplicity measurement |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811061104.8A CN109324542B (en) | 2018-09-12 | 2018-09-12 | Special pulse signal processor for neutron multiplicity measurement |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109324542A CN109324542A (en) | 2019-02-12 |
| CN109324542B true CN109324542B (en) | 2021-03-09 |
Family
ID=65264902
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811061104.8A Active CN109324542B (en) | 2018-09-12 | 2018-09-12 | Special pulse signal processor for neutron multiplicity measurement |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109324542B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116299650B (en) * | 2023-05-18 | 2023-07-25 | 中国工程物理研究院材料研究所 | Neutron multiple distribution on-line reconstruction method based on digital acquisition |
| CN116718626B (en) * | 2023-05-22 | 2023-12-29 | 中国工程物理研究院材料研究所 | Data acquisition and analysis system based on neutron multiple measurement |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7583776B2 (en) * | 2007-02-12 | 2009-09-01 | Los Alamos National Security, Llc | Portable multiplicity counter |
| CN103364819B (en) * | 2013-06-27 | 2015-12-02 | 南京邮电大学 | A kind of high precision coincide counter implementation method based on FPGA |
| CN105300197A (en) * | 2015-10-22 | 2016-02-03 | 中国兵器工业试验测试研究院 | Reinforced type data acquisition system |
| CN105549063A (en) * | 2015-12-30 | 2016-05-04 | 黑龙江省中贝技术有限公司 | Detection method realized by use of plastic scintillator detector |
| CN106525231B (en) * | 2016-10-28 | 2018-03-06 | 中国科学技术大学 | A kind of multi-photon coincidence counting device based on PLD |
-
2018
- 2018-09-12 CN CN201811061104.8A patent/CN109324542B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN109324542A (en) | 2019-02-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109324542B (en) | Special pulse signal processor for neutron multiplicity measurement | |
| US5231290A (en) | Neutron coincidence detectors employing heterogeneous materials | |
| CN103505236B (en) | Time-to-digital converter for medical imaging system | |
| CN105301627B (en) | A kind of energy spectrum analysis method, energy spectrum analysis system and gamma-ray detection system | |
| CN105141294B (en) | Double preset examination door-control type constant fraction discriminator discriminators and digital constant fraction discriminator discriminating method | |
| Pedreschi et al. | A high-resolution TDC-based board for a fully digital trigger and data acquisition system in the NA62 experiment at CERN | |
| Abreu et al. | Commissioning and operation of the readout system for the SoLid neutrino detector | |
| US7583776B2 (en) | Portable multiplicity counter | |
| CN112925007A (en) | Measuring method and system of PET detector and computer readable storage medium | |
| CA1069223A (en) | Data derandomizer and method of operation for radiation imaging detection systems | |
| JPS6231304B2 (en) | ||
| US4742230A (en) | X-ray image detecting apparatus | |
| Orii et al. | Development of new data acquisition system at Super-Kamiokande for nearby supernova bursts | |
| Hons et al. | Data acquisition system for segmented reactor antineutrino detector | |
| King et al. | Pulse pile-up, dead time, derandomization, and count rate capability in scintillation gamma cameras | |
| Olcott et al. | Data acquisition system design for a 1 mm 3 resolution PSAPD-based PET system | |
| Mori et al. | Development of a data overflow protection system for Super-Kamiokande to maximize data from nearby supernovae | |
| JPH0462493A (en) | Scintillation camera | |
| CN113206662A (en) | Multichannel coincidence counting method and device, coincidence counting equipment and storage medium | |
| CN118112633A (en) | Algorithm for reducing relative standard deviation of neutron multiple measurement | |
| Wang et al. | Design of Prototyping PMT Electronic System for Daya Bay Reactor Neutrino Experiment | |
| Golota | Signal analysis from PMTs and SiPM of single bar for upgrading ND280 detector of T2K experiment | |
| SU1269122A1 (en) | Device for comparing numbers | |
| SU970304A1 (en) | Device for measuring time interval between symmetrical pulses | |
| Chappell et al. | Data acquisition system for MEGHA |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |