CN109324542A - A kind of neutron multiplicity measurement Special pulse signal processor - Google Patents
A kind of neutron multiplicity measurement Special pulse signal processor Download PDFInfo
- Publication number
- CN109324542A CN109324542A CN201811061104.8A CN201811061104A CN109324542A CN 109324542 A CN109324542 A CN 109324542A CN 201811061104 A CN201811061104 A CN 201811061104A CN 109324542 A CN109324542 A CN 109324542A
- Authority
- CN
- China
- Prior art keywords
- pulse signal
- fpga
- neutron
- multiplicity
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/24—Pc safety
- G05B2219/24215—Scada supervisory control and data acquisition
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Measurement Of Radiation (AREA)
Abstract
The invention belongs to nuclear material nondestructive analysis technical fields, Special pulse signal processor is measured more particularly to a kind of neutron multiplicity, it is shown including FPGA with the interface board of peripheral circuit, single-chip data and FPGA signal-processing board that high-voltage electricity source plate is connected, it is shown with single-chip data and touch screen that high-voltage electricity source plate is connected, further includes being shown with single-chip data and DC power supply that high-voltage electricity source plate, touch screen are connected；By being programmed to FPGA signal-processing board, the counter circuit that three tunnels include the first counter is obtained；Every road counter circuit carries out recording and storage to neutron pulse signal all the way；Wherein counter circuit can also carry out multiplicity pulse signal processing all the way, that is, provide the coincidence counting for the neutron pulse signal that the counter circuit is recorded and the analysis result of multiplicity.
Description
Technical field
The invention belongs to nuclear material nondestructive analysis technical fields, and in particular to a kind of neutron multiplicity measurement Special pulse letter
Number processor.
Background technique
Neutron multiplicity pulse signal processor is mainly used for nuclear material nondestructive analysis, is that special fissionable material measures
Important equipment.Quick processing and analysis to neutron coincidence pulse signal is realized using programmable logic array (FPGA),
High pressure, low-tension supply can be provided for measuring device, can be communicated by RS-422 interface and computer, pass through computer
Software can be completed all to measure and analyze work.
Summary of the invention
To realize quick processing and analysis to neutron coincidence pulse signal, therefore carry out the research work of the present apparatus.
To achieve the above objectives, the technical solution adopted by the present invention is that at a kind of neutron multiplicity measurement Special pulse signal
Device is managed, is shown including FPGA with the interface board of peripheral circuit, single-chip data and FPGA signal processing that high-voltage electricity source plate is connected
Plate, shows and touch screen that high-voltage electricity source plate is connected with the single-chip data, further include shown with the single-chip data and
The connected DC power supply of high-voltage electricity source plate, touch screen；By being programmed to the FPGA signal-processing board, obtaining three tunnels includes
The counter circuit of first counter；Counter circuit described in every road carries out recording and storage to neutron pulse signal all the way；Its
In all the way the counter circuit can also carry out multiplicity pulse signal processing, that is, provide the institute that the counter circuit is recorded
State A, R+A, R of neutron pulse signal and the analysis result of multiplicity；
The R+A is that true coincidence counting+random signals count, and is referred in true coincidence counting+random signals gate time window
Mouthful pulse number and the frequency, the true coincidence counting+random signals gate time window refer to trigger pulse reach after, pass through
The second time after the delay of first time；
The A is random signals counting, refers to pulse number and the frequency in random signals gate time window, described
When random signals gate time window refers to the third postponed again after the true coincidence counting+random signals gate time window
Between after the 4th time；
The R is true coincidence counting, is to subtract the A by the R+A to obtain.
Further,
Counter circuit described in tri- tunnel FPGA signal-processing board Zhong passes through the interface of the FPGA and peripheral circuit
The interface board of the plate connection neutron pulse signal, the FPGA and peripheral circuit is used to complete the neutron pulse to input
Signal is handled, and being transformed to the FPGA signal-processing board being capable of received level signal and A/D conversion；The FPGA with
It is additionally provided with RS-422 interface on the interface board of peripheral circuit, by the RS-422 interface by the institute in the counter circuit
It states neutron pulse signal record and described A, R+A, R of the neutron pulse signal and the analysis result of multiplicity is sent to
External computer.
Further,
The single-chip data is shown and high-voltage electricity source plate is for completing to receive FPGA analysis as a result, and by the touch
Screen realizes the display output of data, while providing high voltage power supply for coincidence measurement device；The coincidence measurement device is for mentioning
For the device of the neutron pulse signal；
The touch screen, which is used to cooperate with the FPGA signal-processing board, realizes that data show and control the FPGA and believe
Number processing board starts and stops measurement；
The DC power supply can provide the DC current of 5V and 24V.
Further,
By being programmed to the FPGA signal-processing board so that in the meter for realizing the multiplicity pulse signal processing
It is also connected with shift-register sequence and the second counter in number device circuits, is realized by the shift-register sequence in described
The recording and storage of subpulse signal is recorded and is counted to described R+A, A by second counter realization.
Further,
By being programmed to the FPGA signal-processing board so that in the meter for realizing the multiplicity pulse signal processing
Number device circuits in be also connected with 256 storage locations distributed respectively for described R+A, A, using the value of each described R+A, A as
The address of the storage location, if described R+A, A, between 1-254, each described R+A, A charge to the storage respectively
In position；If described R+A, A are greater than or equal to 255, the R+A all charges to the 255th for storing the described of the R+A
In storage location, the A is all charged in the 255th storage location for storing the A.
Further,
In the internal control software of the FPGA signal-processing board, stored for 256 that described R+A, A are distributed respectively
Two arrays are established in position, using the value of each described R+A, A as address, by the stored position corresponding to the address
In content add 1；
The two described arrays are reset in neutron multiplicity measurement Special pulse signal processor initialization；
When carrying out the coincidence pulse signal processing, the processing of multiplicity pulse signal to the neutron pulse signal, institute
Stating the control system in FPGA signal-processing board will add up to described R+A, A.
Further,
After reaching the scheduled measurement time, the control system in the FPGA signal-processing board reads three groups of storage
The record of the neutron pulse signal, and calculate and carried out in during this period in described in one group of the multiplicity pulse signal processing
Described R+A, A, R of subpulse signal, and final measurement data is sent to the computer after entire time of measuring terminates,
Including T, A, R+A, the measurement result of R and multiplicity；
The T refers to that described first in the counter circuit for realizing the multiplicity pulse signal processing counts
Total count value in device is the sum of the step-by-step counting inputted in one section of time of measuring；
The measurement result of the multiplicity refers to two established in the internal control software of the FPGA signal-processing board
Data in the group array.
Further,
The control system can receive the control command that the computer is sent and parameter setting order, and will survey
Amount and calculated result are sent to the computer according to regulation data format；The control system by digital regulation resistance come
High pressure is controlled, while using ADC to read back to become the analog signal of 0-5V after dividing.
Further,
It further include cabinet, the cabinet includes BNC, indicator light, switch, input/output interface, and the cabinet is for fixing
With protect interface board, the single-chip data of the FPGA signal-processing board, FPGA and peripheral circuit shows and high-voltage electricity source plate, touch
Template, DC power supply connect plug-in unit with fixed input and output, while preventing extraneous electromagnetic interference.
The beneficial effects of the present invention are:
1, can the random neutron pulse signal in three road of fast recording tale, and according to preset time of measuring into
Row storage, needs the data and other calculated results passing through RS-422 interface together after being measured and is sent to computer.
2, being analyzed and being handled all the way in the random neutron pulse signal in tri- road Ke Dui can provide true coincidence counting
(R), true coincidence counting+random signals count (R+A), and random signals count the analysis result of (A) and multiplicity.
Detailed description of the invention
Fig. 1 is a kind of neutron multiplicity measurement Special pulse signal processor described in the specific embodiment of the invention
Realization principle block diagram；
Fig. 2 is a kind of neutron multiplicity measurement Special pulse signal processor described in the specific embodiment of the invention
The schematic diagram of concrete methods of realizing；
Fig. 3 is the schematic diagram of the algorithm of A, R+A, R of neutron pulse signal described in the specific embodiment of the invention；
Fig. 4 is the interior electricity of the measurement Special pulse signal processor of neutron multiplicity described in the specific embodiment of the invention
Road plate layout drawing；
Fig. 5 is that the device data of device data acquisition described in the specific embodiment of the invention and parameter setting software obtain
Take interface schematic diagram；
Fig. 6 is that the device parameter of device data acquisition and parameter setting software described in the specific embodiment of the invention is set
Set interface schematic diagram.
Specific embodiment
The invention will be further described with reference to the accompanying drawings and examples.A kind of neutron multiplicity provided by the invention is surveyed
It measures Special pulse signal processor (abbreviation processor), including 6 parts composition:
1.FPGA signal-processing board: it is main to complete that the neutron pulse signal of input is stored and handled, and will analysis
As a result computer and single-chip microcontroller are sent to；
The interface board of 2.FPGA and peripheral circuit: it is main to complete to handle the neutron pulse signal of input, it is transformed to
The level signal that FPGA can receive, while the functions such as RS-422, A/D conversion for realizing FPGA；
3. single-chip data is shown and high-voltage electricity source plate: being mainly used for completing to receive FPGA analysis as a result, and passing through touch
Screen realizes the display output and A/D conversion function of data, while providing high voltage power supply for coincidence measurement device；(coincidence measurement
Device is made of more He-3 proportional counter tubes, slow body, preamplifiers etc., can be surveyed to the substance of given-ioff neutron
Amount, provides the device of neutron signal pulse for present processor, which needs 5V and high voltage power supply when working)
4. touch screen realizes that data show and control FPGA signal-processing board and open for cooperating with FPGA signal-processing board
Begin and stop measurement etc.；
5. DC power supply: being shown with the interface board of FPGA and peripheral circuit, single-chip data and high-voltage electricity source plate, FPGA believe
Number processing board, touch screen are connected, and provide+5V and 24V DC current；
6. cabinet: including BNC, indicator light, switch, input/output interface, cabinet is for fixing and protecting at FPGA signal
Interface board, the single-chip data of reason plate, FPGA and peripheral circuit are shown and high-voltage electricity source plate, touch tablet, DC power supply and fixation
Input and output connect plug-in unit, while preventing extraneous electromagnetic interference.
It additionally include the Temperature Humidity Sensor being connected with the control system in FPGA signal-processing board.
A kind of neutron multiplicity measurement Special pulse signal processor provided by the invention is produced using Xilinx company
V6130T type FPGA (following explanation using the chip as embodiment), realized using the chip to the fast of neutron pulse signal
Speed processing, input pulse is TTL pulse, and pulse arrival time is random, and design highest input pulse frequency is 107Hz, most scun
It rushes 20 nanosecond of width, adjacent 30 nanosecond of pulse minimum interval, FPGA system uses 250MHz crystal oscillator as internal system time clock.System
The realization principle block diagram of system is as shown in Figure 1.The concrete methods of realizing of internal system is as shown in Figure 2.
FPGA signal-processing board is shown with the interface board of FPGA and peripheral circuit, single-chip data and high-voltage electricity source plate phase
Even, touch screen is shown with single-chip data and high-voltage electricity source plate is connected；
As shown in Figure 1, obtaining the counter that three tunnels include the first counter by being programmed to FPGA signal-processing board
Circuit；Every road counter circuit carries out coincidence pulse signal processing to neutron pulse signal random all the way, i.e., to neutron pulse
Signal carries out recording and storage, and (coincidence pulse signal processing is mainly to analyze the neutron pulse with temporal correlation, due to certainly
Shattered crack becomes and induce fission can emit two or two or more neutrons simultaneously, these neutrons are relevant in time)；
Wherein counter circuit can also carry out multiplicity pulse signal processing all the way, that is, provide the counter circuit and remembered
A, R+A, R of the neutron pulse signal of record and the analysis result of multiplicity.(the main function of multiplicity pulse signal processing unit
It can be the Annual distribution for analyzing neutron pulse signal.Specific method is to be realized using shift-register sequence to pulse signal
Storage records the pulse in time window using counter realization, realizes primary triggering whenever there is pulse to arrive, will
Pulse number and the frequency of the triggering moment in R+A and A time window are recorded, and coincidence counting and multiplicity point finally can be obtained
The result of cloth.)
The algorithm (i.e. the calculation method of coincidence counting, as shown in Figure 3) of A, R+A, R about neutron pulse signal:
R+A is that true coincidence counting+random signals count, and is referred in true coincidence counting+random signals gate time window
Pulse number and the frequency, true coincidence counting+random signals gate time window refer to that trigger pulse (t=0 moment in Fig. 3) reaches
Afterwards, the second time after the delay of first time；It is known as the predelay time at the first time, 0-7.5 microsecond is adjustable, this reality
Apply in example when a length of 4 microsecond of (P in Fig. 3) at the first time；Second time was known as the first gate-width, and 0-256 microsecond is adjustable, this reality
Apply when a length of 256 microsecond of the second time in example；
A is random signals counting, refers to pulse number and the frequency in random signals gate time window；Random signals
Gate time window refers to after the third time postponed again after true coincidence counting+random signals gate time window
Four times, third time are known as high delay time, and 0-1024 microsecond is adjustable, in the present embodiment the third time when it is a length of 1024 micro-
Second；4th time was known as the second gate-width, and 0-256 microsecond is adjustable, when a length of 256 microsecond of the 4th time in the present embodiment；
R is true coincidence counting, subtracts A by R+A and obtains.
Each pulse calculates R+A, A value when arriving, and this two data are added up.Analysis as described above
After a complete pulse, next pulse is analyzed again in the same way, until whole pulses have all been analyzed.System is set in advance in arrival
After the fixed time (such as 1000 seconds), need to calculate R+A during this period, the value of A, R.
About multiplicity calculation method:
Multiplicity is then using the value of R+A and A as address, R+A and A Ge You 256.If the umber of pulse of record is in 1-254
Between, then it charges to respectively per in one, all charges to the 255th if umber of pulse is greater than or equal to 255.Specific implementation is such as
Under:
By being programmed to FPGA signal-processing board so that realizing the counter circuit of multiplicity pulse signal processing (see figure
Include the circuit of counter 1 in 1) in be also connected with shift-register sequence and the second counter in FPGA signal-processing board, lead to
It crosses shift-register sequence to realize to the recording and storage of neutron pulse signal, by programming FPGA signal-processing board so that the
The realization of two counters is recorded and is counted to R+A, A, and the result of coincidence counting and multiplicity distribution finally can be obtained.
By programming FPGA signal-processing board so that in the counter circuit for realizing the processing of multiplicity pulse signal also
256 storage locations that connection is distributed respectively for R+A, A, using the value of each R+A, A as the address of storage location, if R+A,
A is between 1-254, then each R+A, A are charged to respectively in a storage location；If it is whole that R+A, A are greater than or equal to 255, R+A
It charges in the 255th storage location for storing R+A, A is all charged in the 255th storage location for storing A.
Otherwise for multiplicity calculation method, in the internal control software of FPGA signal-processing board, distinguish for R+A, A
256 storage locations of distribution, establish two arrays, using the value of each R+A, A as address, by storage position corresponding to address
The content set adds 1；Such as: R+A array is indicated with R_A [i], A array is indicated with A [i], then when a triggering arteries and veins
It, then will be in array R_A [5] if it is 2 that the pulse number in R+A window, which is the pulse number in 5, A window, at this time when being flushed to next
Numerical value adds 1, and the numerical value in array A [2] adds 1.
The two arrays are reset in the measurement Special pulse signal processor initialization of neutron multiplicity；
When carrying out coincidence pulse signal processing, the processing of multiplicity pulse signal to neutron pulse signal, at FPGA signal
Control system in reason plate will add up to R+A, A.
After reaching the scheduled measurement time, such as 1 second, the control system in FPGA signal-processing board read the three of storage
The record (i.e. umber of pulse) of the random neutron pulse signal of group, and calculate in during this period and carry out the processing of multiplicity pulse signal
R+A, A, R of one group of neutron pulse signal, and final measurement data is sent to computer after entire time of measuring terminates, it wraps
Include T, A, R+A, the measurement result of R and multiplicity.
Wherein,
T is the total count value in the first counter in the counter circuit for realizing the processing of multiplicity pulse signal, is
The sum of the step-by-step counting inputted in one section of time of measuring；(counter circuit for realizing the processing of multiplicity pulse signal is in Fig. 1
Circuit comprising counter 1, first counter are the counter 1 in Fig. 1)
The measurement result of multiplicity refers in the two groups of arrays established in the internal control software of FPGA signal-processing board
Data, that is, data in array R_A [i] and A [i]；
Wherein the relationship of R+A and R_A [i] are
Wherein the relationship of A and A [i] are
R=(R+A)-A；
R [i]=R_A [i]-A [i].
FPGA signal-processing board Zhong No. tri- counter circuit connects neutron arteries and veins by the interface board of FPGA and peripheral circuit
Rush signal, the neutron pulse signal that the interface board of FPGA and peripheral circuit is used to complete to input is handled, and is transformed to FPGA
Signal-processing board can received level signal (namely realized by shaping circuit and externally input pulse signal carried out
Shaping, to form the pulse signal of same width) and A/D conversion；Being additionally provided on the interface board of FPGA and peripheral circuit
RS-422 interface, by RS-422 interface by counter circuit neutron pulse signal record and neutron pulse signal A,
The analysis result of R+A, R and multiplicity is sent to external computer.
Control system in FPGA signal-processing board can receive the control command and parameter setting that computer is sent
Order, and it (is to work out phase using VB in the present embodiment that measurement and calculated result, which are sent to computer according to regulation data format,
The device data acquisition and parameter setting software answered realize, sees Fig. 5,6)；Control system is controlled by digital regulation resistance
High pressure (being realized particular by the high-pressure modular in control figure 1) processed, while reading back using ADC and become 0-5V's after dividing
Analog signal.
Device of the present invention is not limited to embodiment described in specific embodiment, those skilled in the art according to
Technical solution of the present invention obtains other embodiments, also belongs to the scope of the technical innovation of the present invention.
Claims (9)
1. a kind of neutron multiplicity measures Special pulse signal processor, it is characterized in that: including the interface of FPGA and peripheral circuit
Plate, single-chip data show the FPGA signal-processing board being connected with high-voltage electricity source plate, show with the single-chip data and high pressure
The connected touch screen of power panel further includes showing with the single-chip data and direct current that high-voltage electricity source plate, touch screen are connected
Source；By being programmed to the FPGA signal-processing board, the counter circuit that three tunnels include the first counter is obtained；Every road institute
It states counter circuit and recording and storage is carried out to neutron pulse signal all the way；Wherein the counter circuit can also carry out all the way
The processing of multiplicity pulse signal provides A, R+A, R of the neutron pulse signal that the counter circuit is recorded and more
The analysis result of principal characteristic；
The R+A is that true coincidence counting+random signals count, and is referred in true coincidence counting+random signals gate time window
Pulse number and the frequency, the true coincidence counting+random signals gate time window refer to trigger pulse reach after, by first
The second time after the delay of time；
The A is random signals counting, refers to pulse number and the frequency in random signals gate time window, described accidental
Coincidence counting time window refer to third time for postponing after the true coincidence counting+random signals gate time window again it
The 4th time afterwards；
The R is true coincidence counting, is to subtract the A by the R+A to obtain.
2. neutron multiplicity as described in claim 1 measures Special pulse signal processor, it is characterized in that: the FPGA signal
Counter circuit described in tri- tunnel processing board Zhong, which connects the neutron pulse by the interface board of the FPGA and peripheral circuit, to be believed
Number, the interface board of the FPGA and peripheral circuit is transformed to for completing to handle the neutron pulse signal of input
The FPGA signal-processing board being capable of received level signal and A/D conversion；On the interface board of the FPGA and peripheral circuit
Be additionally provided with RS-422 interface, by the RS-422 interface by the counter circuit the neutron pulse signal record
And described A, R+A, R of the neutron pulse signal and the analysis result of multiplicity are sent to external computer.
3. neutron multiplicity as described in claim 1 measures Special pulse signal processor, it is characterized in that:
The single-chip data is shown and high-voltage electricity source plate is analyzed for completion reception FPGA as a result, and real by the touch screen
The display output of existing data, while high voltage power supply is provided for coincidence measurement device；The coincidence measurement device is for providing
State the device of neutron pulse signal；
The touch screen, which is used to cooperate with the FPGA signal-processing board, realizes that data are shown and controlled at the FPGA signal
Reason plate starts and stops measurement；
The DC power supply can provide the DC current of 5V and 24V.
4. neutron multiplicity as described in claim 1 measures Special pulse signal processor, it is characterized in that: by described
FPGA signal-processing board programs so that being also connected with shifting in the counter circuit for realizing the multiplicity pulse signal processing
Bit register sequence and the second counter, realized by the shift-register sequence to the record of the neutron pulse signal and
Storage is recorded and is counted to described R+A, A by second counter realization.
5. neutron multiplicity as claimed in claim 4 measures Special pulse signal processor, it is characterized in that: by described
FPGA signal-processing board programs so that being also connected with needle in the counter circuit for realizing the multiplicity pulse signal processing
To 256 storage locations that described R+A, A are distributed respectively, using the value of each described R+A, A as the address of the storage location,
If described R+A, A, between 1-254, each described R+A, A are charged to respectively in the storage location；If described R+A, A
More than or equal to 255, then the R+A is all charged in the 255th storage location for storing the R+A, and the A is complete
Portion charges in the 255th storage location for storing the A.
6. neutron multiplicity as claimed in claim 5 measures Special pulse signal processor, it is characterized in that: believing in the FPGA
In the internal control software of number processing board, for 256 storage locations that described R+A, A are distributed respectively, two arrays are established, it will
The value of each described R+A, A add 1 as address, by the content in the stored position corresponding to the address；
The two described arrays are reset in neutron multiplicity measurement Special pulse signal processor initialization；
It is described when carrying out the coincidence pulse signal processing, the processing of multiplicity pulse signal to the neutron pulse signal
Control system in FPGA signal-processing board will add up to described R+A, A.
7. neutron multiplicity as claimed in claim 6 measures Special pulse signal processor, it is characterized in that: reaching predetermined survey
After measuring the time, the control system in the FPGA signal-processing board reads the note of neutron pulse signal described in three groups of storage
Record, and the R+A of neutron pulse signal described in the progress multiplicity pulse signal is handled in calculating during this period one group,
A, R, and final measurement data, including T, A, R+A, R, Yi Jiduo are sent to the computer after entire time of measuring terminates
The measurement result of principal characteristic；
The T refers in first counter in the counter circuit for realizing the multiplicity pulse signal processing
Total count value, be the sum of the step-by-step counting inputted in one section of time of measuring；
The measurement result of the multiplicity refers to the two groups of institutes established in the internal control software of the FPGA signal-processing board
State the data in array.
8. neutron multiplicity as claimed in claim 7 measures Special pulse signal processor, it is characterized in that: the FPGA is controlled
Unit can receive the control command that the computer is sent and parameter setting order, and will measure with calculated result according to the rules
Data format is sent to the computer；The control system controls high pressure by digital regulation resistance, while using ADC
Read back becomes the analog signal of 0-5V after dividing.
9. neutron multiplicity as described in claim 1 measures Special pulse signal processor, it is characterized in that: further include cabinet,
The cabinet includes BNC, indicator light, switch, input/output interface, and the cabinet is for fixing and protecting at the FPGA signal
Interface board, the single-chip data of reason plate, FPGA and peripheral circuit are shown and high-voltage electricity source plate, touch tablet, DC power supply and fixation
Input and output connect plug-in unit, while preventing extraneous electromagnetic interference.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811061104.8A CN109324542B (en) | 2018-09-12 | 2018-09-12 | Special pulse signal processor for neutron multiplicity measurement |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811061104.8A CN109324542B (en) | 2018-09-12 | 2018-09-12 | Special pulse signal processor for neutron multiplicity measurement |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109324542A true CN109324542A (en) | 2019-02-12 |
| CN109324542B CN109324542B (en) | 2021-03-09 |
Family
ID=65264902
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811061104.8A Active CN109324542B (en) | 2018-09-12 | 2018-09-12 | Special pulse signal processor for neutron multiplicity measurement |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109324542B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116299650A (en) * | 2023-05-18 | 2023-06-23 | 中国工程物理研究院材料研究所 | Neutron multiple distribution on-line reconstruction method based on digital acquisition |
| CN116718626A (en) * | 2023-05-22 | 2023-09-08 | 中国工程物理研究院材料研究所 | Data acquisition and analysis system based on neutron multiple measurement |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2008140640A1 (en) * | 2007-02-12 | 2008-11-20 | Los Alamos National Security, Llc | Portable multiplicity counter |
| CN103364819A (en) * | 2013-06-27 | 2013-10-23 | 南京邮电大学 | High-precision coincidence counter implementation method based on FPGA (field programmable gata array) |
| CN105300197A (en) * | 2015-10-22 | 2016-02-03 | 中国兵器工业试验测试研究院 | Reinforced type data acquisition system |
| CN105549063A (en) * | 2015-12-30 | 2016-05-04 | 黑龙江省中贝技术有限公司 | Detection method realized by use of plastic scintillator detector |
| CN106525231A (en) * | 2016-10-28 | 2017-03-22 | 中国科学技术大学 | Multi-photon coincidence counter based on programmable logic device |
-
2018
- 2018-09-12 CN CN201811061104.8A patent/CN109324542B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2008140640A1 (en) * | 2007-02-12 | 2008-11-20 | Los Alamos National Security, Llc | Portable multiplicity counter |
| CN103364819A (en) * | 2013-06-27 | 2013-10-23 | 南京邮电大学 | High-precision coincidence counter implementation method based on FPGA (field programmable gata array) |
| CN105300197A (en) * | 2015-10-22 | 2016-02-03 | 中国兵器工业试验测试研究院 | Reinforced type data acquisition system |
| CN105549063A (en) * | 2015-12-30 | 2016-05-04 | 黑龙江省中贝技术有限公司 | Detection method realized by use of plastic scintillator detector |
| CN106525231A (en) * | 2016-10-28 | 2017-03-22 | 中国科学技术大学 | Multi-photon coincidence counter based on programmable logic device |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116299650A (en) * | 2023-05-18 | 2023-06-23 | 中国工程物理研究院材料研究所 | Neutron multiple distribution on-line reconstruction method based on digital acquisition |
| CN116299650B (en) * | 2023-05-18 | 2023-07-25 | 中国工程物理研究院材料研究所 | Neutron multiple distribution on-line reconstruction method based on digital acquisition |
| CN116718626A (en) * | 2023-05-22 | 2023-09-08 | 中国工程物理研究院材料研究所 | Data acquisition and analysis system based on neutron multiple measurement |
| CN116718626B (en) * | 2023-05-22 | 2023-12-29 | 中国工程物理研究院材料研究所 | Data acquisition and analysis system based on neutron multiple measurement |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109324542B (en) | 2021-03-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102338880B (en) | Nuclear pulse amplitude digitizing method and system | |
| CN103257259A (en) | Digital oscilloscope comprising multiple data acquisition pathways | |
| CN104360376A (en) | Gamma camera having function of identifying radioactive source, namely nuclide, and nuclide identification method | |
| CN104184473B (en) | Method and device for carrying out non-linear correction on TDC | |
| CN109324542A (en) | A kind of neutron multiplicity measurement Special pulse signal processor | |
| CN103199870A (en) | Quick positioning device for trigger point | |
| EP0151880B1 (en) | Radiation measuring apparatus and method | |
| CA1067214A (en) | Radiation-measuring apparatus employing variable rate pulse sampling control | |
| Budinger | Instrumentation trends in nuclear medicine | |
| CN109581472B (en) | CZT spectrometer characteristic energy peak address range selection and determination method | |
| CN204705719U (en) | A kind of portable radioactive contamination meter | |
| CN108828650A (en) | A kind of design method of the shielding thickness of neutron measurement device | |
| CN110121663A (en) | Radioactivity survey method and radioactivity survey system | |
| CN211653159U (en) | Radiation detection device | |
| CN109490945A (en) | A kind of Prompt neutron decay constant preparation method, device, equipment and system | |
| US2927246A (en) | Counting circuit | |
| CN112201104B (en) | Numerical calculation radioactive ray measurement simulation method and system | |
| RU2009453C1 (en) | Multichannel measuring unit | |
| CN114241846A (en) | Simulation gamma radioactive nuclide identification training method and system thereof | |
| Wang et al. | Scanning Test System Prototype of p/sFEB for the ATLAS Phase-I sTGC Trigger Upgrade | |
| Nessel et al. | X-ray and γ-ray spectrometer based on a 68 000 microprocessor computer for simultaneous measurement and evaluation | |
| CN202748431U (en) | Detector for electronic guidance box | |
| Adams et al. | Testing the count rate performance of the scintillation camera by exponential attenuation: decaying source; multiple filters | |
| CN109738931A (en) | A kind of glomerular filtration rate detection device | |
| Saglime et al. | Digital data acquisition system for time of flight neutron beam measurements |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |