CN109300851A - 一种具有Al和In掺杂生长的低温P型GaN外延片 - Google Patents
一种具有Al和In掺杂生长的低温P型GaN外延片 Download PDFInfo
- Publication number
- CN109300851A CN109300851A CN201811022370.XA CN201811022370A CN109300851A CN 109300851 A CN109300851 A CN 109300851A CN 201811022370 A CN201811022370 A CN 201811022370A CN 109300851 A CN109300851 A CN 109300851A
- Authority
- CN
- China
- Prior art keywords
- layer
- type
- type gan
- temperature
- low temperature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
- H01L21/86—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body the insulating body being sapphire, e.g. silicon on sapphire structure, i.e. SOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/04—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
- H01L33/06—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/12—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a stress relaxation structure, e.g. buffer layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of group III and group V of the periodic system
- H01L33/32—Materials of the light emitting region containing only elements of group III and group V of the periodic system containing nitrogen
Abstract
本发明提供了一种具有Al和In掺杂生长的低温P型GaN外延片,属于光电子技术领域。所述的低温P型GaN外延片包括蓝宝石衬底、铝镓氮低温缓冲层、高温氮化镓层、N型氮化镓层、应力释放层、多量子阱发光层、低温p型GaN层、p型AlGaN层、p型GaN层和p型接触层。本发明的制备方法生长掺杂Al和In的低温氮化镓层,In的掺入,可提高Mg的掺杂浓度,降低Mg的活化能,从而提高有效空穴的注入;Al的掺入,可以稍稍抬高导带能阶,有效阻挡电子从多量子阱发光层向低温p型GaN层中迁移,从而减少了从多量子阱发光层进入低温p型GaN层中电子和低温p型GaN层中空穴之间发生的非辐射复合。
Description
技术领域
本发明涉及一种具有Al和In掺杂生长的低温P型GaN外延片,属于光电子技术领域。
背景技术
做为节能领域的支柱产业,LED行业从发展之初就受到政府的大力扶持。随着投资LED行业公司数量的不断增加,LED芯片的需求呈现出饱和趋势。随着几年内投资LED行业的企业不断增加,市场竞争越来越激烈。为了在未来的市场中占据更大的优势,开发高性能LED芯片成为当务之急。高性能LED芯片取决于高性能的LED外延片。
目前,氮化镓基发光二极管的发光效率受到内量子效率和提取效率两方面的限制。内量子效率相对较低的其中一个原因是载流子浓度不够,尤其是P型区空穴浓度很难达到。提取效率低的主要原因是衬底、外延层和空气之间的折射率差值较大。氮化镓的的折射率约为2.4,而蓝宝石和空气分别为1.7和1,有源区发出的光在氮化镓与蓝宝石衬底界面,氮化镓与空气界面会发生全反射,导致光不能有效的导出芯片。提高载流子浓度的方法一般是通过高温生长P型氮化镓,然后氮气退火来实现,提高镁在氮化镓中的激活效率。提高提取效率的方法一般是采用PSS衬底技术,表面粗化技术和侧壁腐蚀技术,原理是改变GaN与衬底或者GaN与空气或者衬底与空气之间接触面的几何图形,从而改变光的反射方向,使光偏离全反射角,从而提高光的提取效率。
发明内容
本发明针对现有氮化镓发光二极管电子溢流严重及P型区空穴浓度不足的缺点,提出一种能显著提高发光效率的GaN基LED外延片及其制备方法。
本发明的技术方案:
一种具有Al和In掺杂生长的低温P型GaN外延片,所述的低温P型GaN外延片包括蓝宝石衬底、铝镓氮低温缓冲层、高温氮化镓层、N型氮化镓层、应力释放层、多量子阱发光层、低温p型GaN层、p型AlGaN层、p型GaN层和p型接触层;
所述的蓝宝石衬底上生长有铝镓氮低温缓冲层,低温缓冲层上面生长高温氮化镓层,高温氮化镓层上面生长有Si掺杂氮化镓即N型氮化镓层,在N型氮化镓层上生长有应力释放层,应力释放层上生长多量子阱发光层,多量子阱发光层上生长低温p型GaN层,低温p型GaN层上生长p型AlGaN层,p型AlGaN层上生长p型GaN层,p型GaN层上生长p型接触层;
所述的低温P型GaN掺杂Al和In,In的掺入用于提高Mg的掺杂浓度,降低Mg的活化能,从而提高有效空穴的注入;Al的掺入,用于提高导带能阶,有效阻挡电子从多量子阱发光层向低温p型GaN层中迁移,从而减少从多量子阱发光层进入低温p型GaN层中电子和低温p型GaN层中空穴之间发生的非辐射复合。
所述的蓝宝石衬底组分为三氧化二铝;
所述的铝镓氮低温缓冲层的厚度为20-30nm;
所述的高温氮化镓层为非掺杂氮化镓,其厚度为1.5-3μm;
所述的Si掺杂氮化镓为N型氮化镓层,其厚度为2-4.5μm,N型氮化镓层中硅的掺杂浓度为5×1018-9×1019/cm-3;
所述的应力释放层包含阱层和垒层,阱层为铟镓氮材料,垒层为氮化镓材料,生长周期为10-30;
所述的多量子阱发光层包含阱层和垒层,阱层为铟镓氮材料,垒层为氮化镓材料,多量子阱周期为5-20;
所述的低温p型GaN层,为掺杂Al和In的低温氮化镓层与P型GaN层交替生长,结构采用P-AlxInyGa1-x-yN、P-GaN交替生长,整体厚度在10-100nm,温度在500-900℃,镁掺杂浓度为1×1019~5×1020/cm-3,生长周期为2-20;进一步温度控制在600-800℃,生长周期控制在10-15;所述的低温p型GaN层中Al摩尔组分为低温P型GaN的5-30%,In的摩尔组分为低温P型GaN的5~30%;其中,x=0.05~0.3,y=0.05~0.3;
所述的p型AlGaN层,温度在600-1000℃,厚度为10-50nm;进一步温度控制在750-900℃,厚度控制在20-40nm;
所述的p型GaN层,生长高温高浓度的P型氮化镓层,生长温度800-1200℃,掺镁的氮化镓层的厚度为5-30nm;温度控制在850-1100℃,厚度控制在10-25nm;
所述的p型接触层,生长温度500-1000℃,厚度为0.5-5nm;进一步温度控制在600-900℃,厚度控制在1-3nm。
本发明的有益效果:本发明的制备方法,采用金属有机物化学气相沉积(MOCVD)法,在蓝宝石或碳化硅衬底上按现有技术依次生长铝镓氮低温缓冲层、高温氮化镓层、N型氮化镓层、应力释放层、多量子阱发光层、低温p型GaN层、p型AlGaN层、p型GaN层和p型接触层;采用P-AlxInyGa1-x-yN/P-GaN交替生长的方式来生长低温P型GaN;所述的低温p型GaN层中Al摩尔组分为低温P型GaN的5-30%,In的摩尔组分为低温P型GaN的5~30%。与现有氮化镓发光二极管相比,本发明的制备方法生长掺杂Al和In的低温氮化镓层,In的掺入,可提高Mg的掺杂浓度,降低Mg的活化能,从而提高有效空穴的注入;Al的掺入,可以稍稍抬高导带能阶,有效阻挡电子从多量子阱发光层向低温p型GaN层中迁移,从而减少了从多量子阱发光层进入低温p型GaN层中电子和低温p型GaN层中空穴之间发生的非辐射复合;
本发明的具有Al和In掺杂生长的低温P型GaN外延片中的生长掺杂Al和In的低温氮化镓层,采用P-AlInGaN/P-GaN超晶格组成的低温P型GaN层可以形成二维载流子气,且二维载流子气有利于空穴的均匀扩展,从而有效提高了空穴的迁移率,增加了电子与空穴的复合效率,并进一步提高了LED的发光效率;
本发明的具有Al和In掺杂生长的低温P型GaN外延片中的生长掺杂Al和In的低温氮化镓层,低温生长P型GaN,可以减小Mg向InGaN/GaN量子阱有源区中扩散,减小P型外延层的高温生长过程对量子阱发光层的伤害,获得高发光强度的氮化镓系发光二极管。
附图说明
图1是传统的氮化镓发光二极管外延片的LED结构示意图。
图中:1蓝宝石衬底;2低温缓冲层;3高温GaN层;4Si掺杂GaN层;5应力释放层;6多量子阱发光层;7低温p型GaN层(分为P-AlxInyGa1-x-yN/P-GaN两层);8p型AlGaN层;9p型GaN层;10p型接触层。
具体实施方式
以下结合附图和技术方案,进一步说明本发明具体试试方式。
实施例1
生长蓝宝石衬底GaN基LED外延片,按照以下步骤生长:
(1)将蓝宝石衬底1放入MOCVD设备的反应室中,在氢气气氛下加热到1140℃,处理10分钟;
(2)在蓝宝石衬底1上生长低温缓冲层2即氮化镓缓冲层,生长温度540℃,厚度20nm;
(3)在上述低温缓冲层2上生长高温GaN层3即非掺杂氮化镓层,生长温度1000℃,厚度2μm;
(4)在上述高温GaN层3上生长Si掺杂GaN层4即N型氮化镓层,生长温度为1110℃,生长厚度3μm;其中,Si掺杂GaN层4的硅掺杂浓度为4×1019/cm-3;
(5)在Si掺杂GaN层4上生长应力释放层5即高温量子阱层,其中,阱层为铟镓氮材料,垒层为氮化镓材料,生长温度为900℃,多量子阱生长周期为20;
(6)在应力释放层5上生长多量子阱发光层6,多量子阱发光层包含阱层和垒层,其中阱层为铟镓氮材料,垒层为氮化镓材料,生长温度为805℃,多量子阱生长周期为12。
(7)在多量子阱发光层6上生长低温p型GaN层7,低温p型GaN层掺有Al和In,结构采用P-AlInGaN,P-GaN交替生长,整体厚度在30nm,低温氮化镓层的生长温度在830℃,Al摩尔组分在10%,In的摩尔组分在5%,生长周期为6;
(8)在低温p型GaN层7上生长p型AlGaN层8,温度为850度,厚度为30nm,镁掺杂浓度为1×1020/cm-3;
(9)在p型AlGaN层8上生长高温高浓度的P型氮化镓层9,生长温度1000℃,镁掺杂浓度为5×1020/cm-3;其中,掺镁的氮化镓层的厚度为15nm;
(10)在p型GaN层9上生长P型接触层10,生长温度750℃,镁掺杂浓度为1×1021/cm-3,厚度为1.5nm。
与传统结构相比,使用本方法的GaN基LED外延片制作出来的LED,发光效率提高约5%。
Claims (5)
1.一种具有Al和In掺杂生长的低温P型GaN外延片,其特征在于,所述的低温P型GaN外延片包括蓝宝石衬底、铝镓氮低温缓冲层、高温氮化镓层、N型氮化镓层、应力释放层、多量子阱发光层、低温p型GaN层、p型AlGaN层、p型GaN层和p型接触层;
所述的蓝宝石衬底上生长有铝镓氮低温缓冲层,低温缓冲层上面生长高温氮化镓层,高温氮化镓层上面生长有Si掺杂氮化镓即N型氮化镓层,在N型氮化镓层上生长有应力释放层,应力释放层上生长多量子阱发光层,多量子阱发光层上生长低温p型GaN层,低温p型GaN层上生长p型AlGaN层,p型AlGaN层上生长p型GaN层,p型GaN层上生长p型接触层;
所述的蓝宝石衬底组分为三氧化二铝;
所述的铝镓氮低温缓冲层的厚度为20-30nm;
所述的高温氮化镓层为非掺杂氮化镓,其厚度为1.5-3μm;
所述的Si掺杂氮化镓为N型氮化镓层,其厚度为2-4.5μm,N型氮化镓层中硅的掺杂浓度为5×1018-9×1019/cm-3;
所述的应力释放层包含阱层和垒层,阱层为铟镓氮材料,垒层为氮化镓材料;
所述的多量子阱发光层包含阱层和垒层,阱层为铟镓氮材料,垒层为氮化镓材料;
所述的低温p型GaN层,为掺杂Al和In的低温氮化镓层与P型GaN层交替生长,结构采用P-AlxInyGa1-x-yN、P-GaN交替生长,整体厚度在10-100nm,镁掺杂浓度为1×1019~5×1020/cm-3;所述的低温p型GaN层中Al摩尔组分为低温P型GaN的5-30%,In的摩尔组分为低温P型GaN的5~30%,即x=0.05~0.3,y=0.05~0.3;
所述的p型AlGaN层,厚度为10-50nm;
所述的p型GaN层,生长高温高浓度的P型氮化镓层,掺镁的氮化镓层的厚度为5-30nm;
所述的p型接触层,厚度为0.5-5nm。
2.根据权利要求1所述的具有Al和In掺杂生长的低温P型GaN外延片,其特征在于,所述的p型AlGaN层的厚度控制在20-40nm。
3.根据权利要求1或2所述的具有Al和In掺杂生长的低温P型GaN外延片,其特征在于,所述的p型GaN层的厚度控制在10-25nm。
4.根据权利要求1或2所述的具有Al和In掺杂生长的低温P型GaN外延片,其特征在于,所述的p型接触层的厚度控制在1-3nm。
5.根据权利要求3所述的具有Al和In掺杂生长的低温P型GaN外延片,其特征在于,所述的p型接触层的厚度控制在1-3nm。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811022370.XA CN109300851A (zh) | 2018-09-03 | 2018-09-03 | 一种具有Al和In掺杂生长的低温P型GaN外延片 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811022370.XA CN109300851A (zh) | 2018-09-03 | 2018-09-03 | 一种具有Al和In掺杂生长的低温P型GaN外延片 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN109300851A true CN109300851A (zh) | 2019-02-01 |
Family
ID=65166233
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201811022370.XA Pending CN109300851A (zh) | 2018-09-03 | 2018-09-03 | 一种具有Al和In掺杂生长的低温P型GaN外延片 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109300851A (zh) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110085711A (zh) * | 2019-04-30 | 2019-08-02 | 芜湖德豪润达光电科技有限公司 | 发光二极管及其形成方法 |
CN110085712A (zh) * | 2019-04-30 | 2019-08-02 | 芜湖德豪润达光电科技有限公司 | 发光二极管及其形成方法 |
CN110246753A (zh) * | 2019-06-20 | 2019-09-17 | 江苏能华微电子科技发展有限公司 | 一种提升p型GaN掺杂浓度的外延结构的制备方法及结构 |
CN112259651A (zh) * | 2020-10-21 | 2021-01-22 | 厦门乾照光电股份有限公司 | 一种具有p型插入层的led芯片及制作方法 |
CN113675303A (zh) * | 2021-08-20 | 2021-11-19 | 江西兆驰半导体有限公司 | 一种氮化物发光二极管外延片及其制备方法 |
CN114373838A (zh) * | 2021-12-29 | 2022-04-19 | 南通同方半导体有限公司 | 带量子垒层硅掺杂结构的led外延片、生长方法及其制造方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070252135A1 (en) * | 2004-08-26 | 2007-11-01 | Lee Suk H | Nitride Semiconductor Light Emitting Device and Fabrication Method Thereof |
CN102044606A (zh) * | 2009-10-22 | 2011-05-04 | 大连美明外延片科技有限公司 | 一种led外延片及其外延生长方法 |
CN103066174A (zh) * | 2013-01-10 | 2013-04-24 | 合肥彩虹蓝光科技有限公司 | 一种提高GaN基LED发光效率的外延结构及生长方法 |
CN107482095A (zh) * | 2017-09-23 | 2017-12-15 | 湘能华磊光电股份有限公司 | 一种led外延生长方法 |
-
2018
- 2018-09-03 CN CN201811022370.XA patent/CN109300851A/zh active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070252135A1 (en) * | 2004-08-26 | 2007-11-01 | Lee Suk H | Nitride Semiconductor Light Emitting Device and Fabrication Method Thereof |
CN102044606A (zh) * | 2009-10-22 | 2011-05-04 | 大连美明外延片科技有限公司 | 一种led外延片及其外延生长方法 |
CN103066174A (zh) * | 2013-01-10 | 2013-04-24 | 合肥彩虹蓝光科技有限公司 | 一种提高GaN基LED发光效率的外延结构及生长方法 |
CN107482095A (zh) * | 2017-09-23 | 2017-12-15 | 湘能华磊光电股份有限公司 | 一种led外延生长方法 |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110085711A (zh) * | 2019-04-30 | 2019-08-02 | 芜湖德豪润达光电科技有限公司 | 发光二极管及其形成方法 |
CN110085712A (zh) * | 2019-04-30 | 2019-08-02 | 芜湖德豪润达光电科技有限公司 | 发光二极管及其形成方法 |
CN110085712B (zh) * | 2019-04-30 | 2021-07-30 | 芜湖德豪润达光电科技有限公司 | 发光二极管及其形成方法 |
CN110085711B (zh) * | 2019-04-30 | 2021-10-26 | 芜湖德豪润达光电科技有限公司 | 发光二极管及其形成方法 |
CN110246753A (zh) * | 2019-06-20 | 2019-09-17 | 江苏能华微电子科技发展有限公司 | 一种提升p型GaN掺杂浓度的外延结构的制备方法及结构 |
CN110246753B (zh) * | 2019-06-20 | 2021-07-13 | 江苏能华微电子科技发展有限公司 | 一种提升p型GaN掺杂浓度的外延结构的制备方法及结构 |
CN112259651A (zh) * | 2020-10-21 | 2021-01-22 | 厦门乾照光电股份有限公司 | 一种具有p型插入层的led芯片及制作方法 |
CN113675303A (zh) * | 2021-08-20 | 2021-11-19 | 江西兆驰半导体有限公司 | 一种氮化物发光二极管外延片及其制备方法 |
CN114373838A (zh) * | 2021-12-29 | 2022-04-19 | 南通同方半导体有限公司 | 带量子垒层硅掺杂结构的led外延片、生长方法及其制造方法 |
CN114373838B (zh) * | 2021-12-29 | 2024-02-09 | 南通同方半导体有限公司 | 带量子垒层硅掺杂结构的led外延片、生长方法及其制造方法 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109300851A (zh) | 一种具有Al和In掺杂生长的低温P型GaN外延片 | |
CN109360877B (zh) | 一种具有In和Al掺杂,In渐变生长的低温P型GaN外延方法 | |
CN106410005B (zh) | 一种氮化镓基led外延片及其生长方法 | |
CN103824909B (zh) | 一种提高GaN基LED发光亮度的外延方法 | |
CN108461592B (zh) | 一种发光二极管外延片及其制造方法 | |
CN103811601B (zh) | 一种以蓝宝石衬底为基板的GaN基LED多阶缓冲层生长方法 | |
CN106033787B (zh) | 一种采用mocvd技术制备具有阶梯式量子阱结构近紫外led的方法 | |
CN103066174A (zh) | 一种提高GaN基LED发光效率的外延结构及生长方法 | |
CN102157657A (zh) | 一种GaN基发光二极管以及制作方法 | |
CN101127376A (zh) | 低极化效应的氮化镓基发光二极管用外延材料及制法 | |
CN105449051B (zh) | 一种采用MOCVD技术在GaN衬底或GaN/Al2O3复合衬底上制备高亮度同质LED的方法 | |
CN103730557A (zh) | 一种具有新型的p型电子阻挡层结构的发光二极管及生长方法 | |
CN103227251B (zh) | 一种GaN基发光二极管外延结构的生长方法 | |
CN101540361B (zh) | 硅衬底上生长的铝镓铟磷发光二极管的制备方法 | |
CN105206726A (zh) | 一种led结构及其生长方法 | |
CN102664145A (zh) | 采用金属有机化合物气相外延技术生长非对称电子储蓄层高亮度发光二极管的方法 | |
CN106848011B (zh) | 氮化镓基发光二极管及其制作方法 | |
CN102867892A (zh) | 具有In掺杂的低温生长P型GaN外延方法 | |
CN109742203A (zh) | 一种氮化物发光二极管 | |
CN106159048A (zh) | 一种发光二极管外延片及其生长方法 | |
CN103400914A (zh) | 一种提高氮化镓基电流扩展的外延结构及其生长方法 | |
CN114256394B (zh) | 一种发光二极管及其制备方法 | |
CN103700745B (zh) | 一种高亮度氮化镓基发光二极管外延生长方法 | |
CN106033788B (zh) | 一种采用MOCVD技术制备370-380nm高亮度近紫外LED的方法 | |
CN110401106A (zh) | 具有AlGaN插入层的GaN基半导体发光器件及其制作方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20190201 |
|
WD01 | Invention patent application deemed withdrawn after publication |