CN109271677A - A kind of method that domain lattic point problem is repaired in online stratification - Google Patents

A kind of method that domain lattic point problem is repaired in online stratification Download PDF

Info

Publication number
CN109271677A
CN109271677A CN201810978668.1A CN201810978668A CN109271677A CN 109271677 A CN109271677 A CN 109271677A CN 201810978668 A CN201810978668 A CN 201810978668A CN 109271677 A CN109271677 A CN 109271677A
Authority
CN
China
Prior art keywords
domain
repaired
stratification
online
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201810978668.1A
Other languages
Chinese (zh)
Other versions
CN109271677B (en
Inventor
陈超
胡传菊
戴放
吕江萍
刘彬
王晓臣
陈亚宁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Anhui North Microelectronics Research Institute Group Co ltd
Original Assignee
North Electronic Research Institute Anhui Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by North Electronic Research Institute Anhui Co., Ltd. filed Critical North Electronic Research Institute Anhui Co., Ltd.
Priority to CN201810978668.1A priority Critical patent/CN109271677B/en
Publication of CN109271677A publication Critical patent/CN109271677A/en
Application granted granted Critical
Publication of CN109271677B publication Critical patent/CN109271677B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/392Floor-planning or layout, e.g. partitioning or placement
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P90/00Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
    • Y02P90/30Computing systems specially adapted for manufacturing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Architecture (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

The invention discloses a kind of methods that domain lattic point problem is repaired in online stratification, it avoids and manually repairs the drawbacks of domain lattice point generates, user can be according to domain concrete condition, current domain level is repaired in selection, either carry out the domain reparation of stratification, the convenient modification and re-using for carrying out parameter, it is time saving and energy saving.This method can be extended functional development on the basis of Virtuoso software, and by the Skill routine interface of Virtuoso software, the promotion of layout drawing software basic function may be implemented, realize online modification domain lattic point problem.

Description

A kind of method that domain lattic point problem is repaired in online stratification
Technical field
The present invention relates to EDA design field more particularly to a kind of methods that domain lattic point problem is repaired in online stratification.
Background technique
Virtuoso(IC design software) be Cadence(eda software supplier) circuit released, domain sets Meter tool.Layout design personnel can make full use of this tool, and the technology library for relying on each technique manufacturer to provide completes various domains Design.After completing domain body design, it is understood that there may be lattice point mistake leads to not check by drc.In order to solve domain figure Shape, instance, mosaic etc. be not in lattice point, and the problem of (design ruler check) can not be checked by drc, domain is set It needs to carry out in meter to carry out lattice point reparation to problematic domain.Currently, realizing such modification operation, traditional way mainly has 3 kinds:
1: the tool carried using laker
1) the lattic point problem reparation that the included tool of laker can not carry out stratification needs when there are the lattic point problem of stratification Designer intervenes manually, is checked one by one, and design risk is brought, and efficiency is also suppressed.
2) there is a problem of with virtuoso industry mainstream tool interaction, need repeatedly to carry out work, the mistake such as to import and export Journey is more loaded down with trivial details, low efficiency, also error-prone.
Due to there is excessive manpower intervention, careless mistake can be inevitably introduced, whole process is time-consuming and laborious, and accuracy cannot also protect Card, limits the efficiency of layout design.
2: the method for repaired by hand
Manual method carries out lattic point problem reparation, maximum problem, be need to expend time of magnanimity under efficiency is very low could It completes.And the reason due to carrying out lattic point problem reparation manually, introducing careless mistake that inevitably can be artificial, lead to drc problem, even It is lvs (layout versus schematic) problem, even more needing to expend the regular hour goes misarrangement, and whole process is extremely Time-consuming and laborious, accuracy also cannot be guaranteed, and significantly limit the efficiency of layout design.
2.1 repair processes are loaded down with trivial details
Entire repair process is related to repeated labor, and process is extremely loaded down with trivial details, and entire repair process is as follows:
1) it is first determined whether there is lattic point problem;
2) unit and figure for having lattic point problem are found;
3) selection has the figure of lattic point problem, is deleted, and repaint the new figure in lattice point;
4) unit for having lattic point problem is deleted, this element is re-called, and guarantees that placement direction position is basic consistent with original image.
The realization step of whole process is more cumbersome, and is related to more repetitive operation.Slightly neglect, will introduce DRC, LVS problem.
2.2 manpower interventions are excessive
Since entire repair process is extremely loaded down with trivial details, data volume is very big, it is likely that the case where not repairing there are some figures needs When repeatedly carrying out calibre inspection, it could finally eliminate and finish.When layout data is larger, carrying out calibre inspection will consume Take a large amount of time.Simultaneously as manpower intervention is excessive, when operation, inevitably introduces artificial fault, causes to generate new drc, Lvs problem.Because project is substantially at the node later period, very big pressure can be brought to project team, in some instances it may even be possible to the delay time at stop Point.
2.3 file locking
When file, which exists, to be locked, the permission write to file can not be obtained, the modification operation of domain can not be carried out.Need designer Manually by the way of order line, the position of lock file is found step by step, and deleted.Whole process is more loaded down with trivial details, works as lock Determine file it is more when, one by one search delete can take considerable time.
3: the method that GDS is imported using cadence virtuoso software
1) use virtuoso software, import or export GDS data when setting DBUPerUU value and " Snap To Grid " option can carry out the reparation of lattic point problem, but simultaneously, it has certain problems, in importing or export process In, the unit of parametrization can be tied, such as the standard block of pcell or parametrization, cause other users carry out reference and It when change, has certain problems, can not easily carry out the modification and re-using of parameter.
Summary of the invention
In view of the above-mentioned problems, the invention proposes a kind of method that domain lattic point problem is repaired in online stratification, Yong Huke According to domain concrete condition, current domain level is repaired in selection, or carries out the domain reparation of stratification.
In order to solve the above technical problems, the present invention provides a kind of method that domain lattic point problem is repaired in online stratification, It is characterized in, when carrying out the reparation of current level, judges whether there is the permission write to current domain, if not provided, deletes domain Lock file obtains write permission;
Rectangle rectangle, path path in domain is repaired, the side not in lattice point is cut, after making cutting On lattice site;
Parameterized units PCELL and example instance are repaired again;
After all rectangle, path, PCELL, instance that current level includes are repaired, automatically saves and work as Preceding territory unit simultaneously exits.
When repairing PCELL, moved integrally using by current PC ELL domain towards the nearest upper right corner in relative position Mode.
It is whole using current instance domain is carried out towards the nearest lower left corner in relative position when repairing instance The mobile mode of body.
A kind of method that domain lattic point problem is repaired in online stratification, characterized in that when carrying out stratification reparation, utilize Api function obtains the level call relation of current domain, forms a list, since list the unit of the bottom, carries out It repairs;
Territory unit is opened, judges whether layout file locks, if file is locked, the layout file of locking is deleted, obtains Obtain write permission;
Rectangle, path in domain is repaired, the side not in lattice point is cut, is made after cutting in lattice point position It sets;PCELL and instance are repaired again;
Automatically save active cell domain;
Continue traversal of lists in include all units, open domain one by one, repeat the above steps carry out rectangle, path, The reparation of PCELL and instance, until automatically saving current domain list after the domain of all units is all repaired in list Member simultaneously exits.
In list, the information for the unit that the bottom calls is at list end.
When repairing PCELL, moved integrally using by current PC ELL domain towards the nearest upper right corner in relative position Mode.
It is whole using current instance domain is carried out towards the nearest lower left corner in relative position when repairing instance The mobile mode of body.
Advantageous effects of the invention:
Present method avoids manually repair domain lattice point generate the drawbacks of, user can according to domain concrete condition, Current domain level is repaired in selection, or carries out the domain reparation of stratification, the convenient modification for carrying out parameter and It re-uses, it is time saving and energy saving.This method can be extended functional development on the basis of Virtuoso software, pass through The promotion of layout drawing software basic function may be implemented in the Skill routine interface of Virtuoso software, realizes online modification version Figure lattic point problem.
Detailed description of the invention
Fig. 1 is that current level repairs flow chart.
Fig. 2 is that flow chart is repaired in stratification.
Fig. 3 be virtuoso in, put on grid current level menu click after Parameter Set-up Menu (for Family inputs lattice point numerical value).
Fig. 4 is the explanation (explanation for how carrying out parameter setting provided) of about help menu pop-up in virtuoso.
Specific embodiment
The invention will be further described below in conjunction with the accompanying drawings.Following embodiment is only used for clearly illustrating the present invention Technical solution, and not intended to limit the protection scope of the present invention.
It is selected according to user, i.e. different functional modules is called in stratification reparation or current level reparation.
When selecting current layer time to repair, judge whether there is the permission write to current domain, if not provided, deleting domain Lock file obtains write permission and repairs first to rectangle rectangle, the path path etc. in domain according to setting, On the side of lattice point, will not be cut, guarantee its cutting after on lattice site, to eliminate lattice point mistake existing for figure;Again Parameterized units PCELL and example instance are repaired, PCELL using by current PC ELL domain towards opposite position The mode that the nearest upper right corner is moved integrally is set, lattic point problem is eliminated;Instance is then used will be instance editions current The mode that figure is moved integrally towards the nearest lower left corner in relative position eliminates lattic point problem.What currently level included is all Rectangle(rectangle), the path path(), PCELL(parameterized units), instance(example) etc. all repair after, from It is dynamic to save current territory unit and exit.
When selecting stratification to repair, provided using cadence corporate external, the API(application programming interfaces of standard), The level call relation for obtaining current domain forms a list, and the information for the unit that the bottom calls is at list end.From column The unit of the bottom starts in table, is repaired.It is first turned on territory unit, judges whether file locks, if locking, just Lock file is deleted, write permission is obtained, rectangle, path etc. in domain is repaired, by not on the side of lattice point, into Row cutting, guarantee its cutting after on lattice site, to eliminate lattice point mistake existing for figure.Then to PCELL and Instance is repaired, and PCELL and instance are using the upper right corner that current PC ELL domain is nearest towards relative position The mode moved integrally eliminates lattic point problem;Instance is then used current instance domain towards relative position most The mode that the close lower left corner is moved integrally eliminates lattic point problem.After eliminating lattic point problem, active cell version is automatically saved Figure.Then proceed to all units for including in traversal of lists, open domain one by one, carry out rectangle(rectangle), the road path( Diameter), PCELL(parameterized units), instance(example) reparation.It all repairs and finishes up to the domain of all units in list Afterwards, it automatically saves current territory unit and exits, complete the repair of stratification lattice point.
Method of the invention is the extension functional development carried out on the basis of Virtuoso software.Pass through the software The promotion of layout drawing software basic function may be implemented in Skill routine interface.
The implementation of the Skill program needs to modify the partial profiles of software, to reach necessary running environment, thus Realize being switched fast for metal level.
What method of the invention can be completed by following technical solution, it mainly includes:
1. writing program: writing based on the common technique of current industry, may be implemented to carry out Hierarchy layout lattic point problem online The program of reparation forms a program file program1;It writes a user-defined bill and is embedded into Virtuoso software Program in menu, including user's input menu and help menu, so that dialog box is popped up when clicking user's input menu, Parameter setting is carried out for user, when clicking help menu, program parameter setting explanation is had, forms program file program2;
2. program configures: program file program1 is configured to Virtuoso software environment, when virtuoso software starts, from It is dynamic to load this program.Program file program2 is configured to Virtuoso software environment, and forms menu in domain;
3. program executes: opening view, user is making program program1 in such a way that menu input field inputs Some parameters are set, and can be rapidly performed by the reparation of domain lattic point problem online.When having a question, click Program2 program runs the help menu to be formed, and can understand and know design parameter is arranged in program method and requirement.
The above is only a preferred embodiment of the present invention, it is noted that for the ordinary skill people of the art For member, without departing from the technical principles of the invention, several improvement and deformations can also be made, these improvement and deformations Also it should be regarded as protection scope of the present invention.

Claims (7)

1. a kind of method that domain lattic point problem is repaired in online stratification, characterized in that when carrying out the reparation of current level, judgement Whether there is the permission write to current domain, if not provided, deleting domain lock file, obtains write permission;
Rectangle rectangle, path path in domain is repaired, the side not in lattice point is cut, after making cutting On lattice site;
Parameterized units PCELL and example instance are repaired again;
After all rectangle, path, PCELL, instance that current level includes are repaired, automatically saves and work as Preceding territory unit simultaneously exits.
2. the method that domain lattic point problem is repaired in a kind of online stratification according to claim 1, characterized in that repair When PCELL, using the mode for moving integrally current PC ELL domain towards the nearest upper right corner in relative position.
3. the method that domain lattic point problem is repaired in a kind of online stratification according to claim 1, characterized in that repair When instance, using the side for moving integrally current instance domain towards the nearest lower left corner in relative position Formula.
4. a kind of method that domain lattic point problem is repaired in online stratification, characterized in that when carrying out stratification reparation, utilize Api function obtains the level call relation of current domain, forms a list, since list the unit of the bottom, carries out It repairs;
Territory unit is opened, judges whether layout file locks, if file is locked, the layout file of locking is deleted, obtains Obtain write permission;
Rectangle, path in domain is repaired, the side not in lattice point is cut, is made after cutting in lattice point position It sets;PCELL and instance are repaired again;
Automatically save active cell domain;
Continue traversal of lists in include all units, open domain one by one, repeat the above steps carry out rectangle, path, The reparation of PCELL and instance, until automatically saving current domain list after the domain of all units is all repaired in list Member simultaneously exits.
5. the method that domain lattic point problem is repaired in a kind of online stratification according to claim 4, characterized in that list In, the information for the unit that the bottom calls is at list end.
6. the method that domain lattic point problem is repaired in a kind of online stratification according to claim 4, characterized in that repair When PCELL, using the mode for moving integrally current PC ELL domain towards the nearest upper right corner in relative position.
7. the method that domain lattic point problem is repaired in a kind of online stratification according to claim 4, characterized in that repair When instance, using the side for moving integrally current instance domain towards the nearest lower left corner in relative position Formula.
CN201810978668.1A 2018-08-27 2018-08-27 Method for repairing layout grid point problem in online layering manner Active CN109271677B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810978668.1A CN109271677B (en) 2018-08-27 2018-08-27 Method for repairing layout grid point problem in online layering manner

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810978668.1A CN109271677B (en) 2018-08-27 2018-08-27 Method for repairing layout grid point problem in online layering manner

Publications (2)

Publication Number Publication Date
CN109271677A true CN109271677A (en) 2019-01-25
CN109271677B CN109271677B (en) 2023-04-21

Family

ID=65154472

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810978668.1A Active CN109271677B (en) 2018-08-27 2018-08-27 Method for repairing layout grid point problem in online layering manner

Country Status (1)

Country Link
CN (1) CN109271677B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111460755A (en) * 2020-04-27 2020-07-28 中国兵器工业集团第二一四研究所苏州研发中心 Method for generating any angle graph in IC layout design
US10885256B1 (en) 2020-02-04 2021-01-05 Hong Kong Applied Science and Technology Research Institute Company, Limited Method and system for integrated circuit (IC) layout migration integrated with layout expertise
CN113168494A (en) * 2020-02-04 2021-07-23 香港应用科技研究院有限公司 Method and system for Integrated Circuit (IC) layout migration for integrating professional layout design experience
CN114611452A (en) * 2022-03-22 2022-06-10 成都华大九天科技有限公司 Method for automatically generating Sub Cell in layout based on circuit schematic diagram

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8046730B1 (en) * 2008-08-11 2011-10-25 Cadence Design Systems, Inc. Systems and methods of editing cells of an electronic circuit design
CN102318352A (en) * 2009-02-17 2012-01-11 皇家飞利浦电子股份有限公司 Combination 3D rendering and graph data
CN102831268A (en) * 2012-08-16 2012-12-19 复旦大学 Fast generating method of user-customizable PLD (programmable logic device) layouts
CN104102385A (en) * 2014-07-22 2014-10-15 苏州佳世达电通有限公司 Mobile terminal and touch method thereof
CN104412327A (en) * 2013-01-02 2015-03-11 默思股份有限公司 Built in self-testing and repair device and method
CN104460226A (en) * 2014-11-28 2015-03-25 上海华力微电子有限公司 Automatic repair method of hot spots of photolithography technique
CN105095535A (en) * 2014-05-04 2015-11-25 中芯国际集成电路制造(上海)有限公司 DRC verifying method for parameterized unit in software development kit
US20160124646A1 (en) * 2014-11-05 2016-05-05 Oracle International Corporation Building memory layouts in software programs

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8046730B1 (en) * 2008-08-11 2011-10-25 Cadence Design Systems, Inc. Systems and methods of editing cells of an electronic circuit design
CN102318352A (en) * 2009-02-17 2012-01-11 皇家飞利浦电子股份有限公司 Combination 3D rendering and graph data
CN102831268A (en) * 2012-08-16 2012-12-19 复旦大学 Fast generating method of user-customizable PLD (programmable logic device) layouts
CN104412327A (en) * 2013-01-02 2015-03-11 默思股份有限公司 Built in self-testing and repair device and method
CN105095535A (en) * 2014-05-04 2015-11-25 中芯国际集成电路制造(上海)有限公司 DRC verifying method for parameterized unit in software development kit
CN104102385A (en) * 2014-07-22 2014-10-15 苏州佳世达电通有限公司 Mobile terminal and touch method thereof
US20160124646A1 (en) * 2014-11-05 2016-05-05 Oracle International Corporation Building memory layouts in software programs
CN104460226A (en) * 2014-11-28 2015-03-25 上海华力微电子有限公司 Automatic repair method of hot spots of photolithography technique

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10885256B1 (en) 2020-02-04 2021-01-05 Hong Kong Applied Science and Technology Research Institute Company, Limited Method and system for integrated circuit (IC) layout migration integrated with layout expertise
CN113168494A (en) * 2020-02-04 2021-07-23 香港应用科技研究院有限公司 Method and system for Integrated Circuit (IC) layout migration for integrating professional layout design experience
WO2021155615A1 (en) * 2020-02-04 2021-08-12 Hong Kong Applied Science and Technology Research Institute Company Limited Method and system for integrated circuit (ic) layout migration integrated with layout expertise
CN113168494B (en) * 2020-02-04 2023-08-04 香港应用科技研究院有限公司 Method and system for Integrated Circuit (IC) layout migration integrating specialized layout design experience
CN111460755A (en) * 2020-04-27 2020-07-28 中国兵器工业集团第二一四研究所苏州研发中心 Method for generating any angle graph in IC layout design
CN114611452A (en) * 2022-03-22 2022-06-10 成都华大九天科技有限公司 Method for automatically generating Sub Cell in layout based on circuit schematic diagram

Also Published As

Publication number Publication date
CN109271677B (en) 2023-04-21

Similar Documents

Publication Publication Date Title
CN109271677A (en) A kind of method that domain lattic point problem is repaired in online stratification
CN109739766B (en) System and method for rapidly building FPGA digital simulation model
US6574788B1 (en) Method and system for automatically generating low level program commands as dependency graphs from high level physical design stages
US9092586B1 (en) Version management mechanism for fluid guard ring PCells
US7441210B2 (en) On-the-fly RTL instructor for advanced DFT and design closure
Kang et al. Formal modeling and analysis of a flash filesystem in Alloy
CN107423214A (en) Software regression testing use-case acquisition methods, device and storage medium and electronic equipment
FI118064B (en) Creating an Extreme State Machine Model
CN102662833A (en) Method for managing test cases
CN104268310A (en) Method for calling UVM verification environment through special graphical interface
CN103310315A (en) Automatic process approval tool based on workflows
JP2006237365A (en) Method and program for managing semiconductor characteristics evaluation device
CN111190814B (en) Method and device for generating software test case, storage medium and terminal
CN105279092A (en) Software testing method and apparatus
US10380283B2 (en) Functional verification with machine learning
CN104268083A (en) Software automatic testing method and device
US10394983B2 (en) Method to automatically generate and promote timing constraints in a Synopsys Design Constraint format
CN103455415A (en) Software test method
CN109543298A (en) A kind of method of schematic diagram replacement Component library in cadence
CN106951593A (en) A kind of method and apparatus for the configuration file for generating protection supervisory equipment
US8429581B2 (en) Method for verifying functional equivalence between a reference IC design and a modified version of the reference IC design
CN110941422A (en) Code automatic generation method, code generator and readable storage medium
US7761832B2 (en) Method for incremental, timing-driven, physical-synthesis optimization under a linear delay model
Feng et al. A product line based aspect-oriented generative unit testing approach to building quality components
CN107862118A (en) The domain level of selected figure is quickly modified as to the method for metallograph figure layer time

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder

Address after: 233040 No.10 Caiyuan Road, Bengbu City, Anhui Province

Patentee after: Anhui North Microelectronics Research Institute Group Co.,Ltd.

Address before: 233040 No.10 Caiyuan Road, Bengbu City, Anhui Province

Patentee before: NORTH ELECTRON RESEARCH INSTITUTE ANHUI Co.,Ltd.

CP01 Change in the name or title of a patent holder