CN109037043B - Method for processing substrate - Google Patents

Method for processing substrate Download PDF

Info

Publication number
CN109037043B
CN109037043B CN201810585996.5A CN201810585996A CN109037043B CN 109037043 B CN109037043 B CN 109037043B CN 201810585996 A CN201810585996 A CN 201810585996A CN 109037043 B CN109037043 B CN 109037043B
Authority
CN
China
Prior art keywords
layer
substrate
depositing
germanium
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810585996.5A
Other languages
Chinese (zh)
Other versions
CN109037043A (en
Inventor
云桑·S·金姆
艾德蒙·布尔特
博多·卡尔科芬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lam Research Corp
Original Assignee
Lam Research Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lam Research Corp filed Critical Lam Research Corp
Publication of CN109037043A publication Critical patent/CN109037043A/en
Application granted granted Critical
Publication of CN109037043B publication Critical patent/CN109037043B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251—Diffusion into or out of group IV semiconductors
    • H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
    • H01L21/2255—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer comprising oxides only, e.g. P2O5, PSG, H3BO3, doped oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251—Diffusion into or out of group IV semiconductors
    • H01L21/2252—Diffusion into or out of group IV semiconductors using predeposition of impurities into the semiconductor surface, e.g. from a gaseous phase
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02441—Group 14 semiconducting materials
    • H01L21/0245—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02466—Antimonides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02469—Group 12/16 materials
    • H01L21/02472—Oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/02549—Antimonides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02551—Group 12/16 materials
    • H01L21/02554—Oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01051—Antimony [Sb]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Physical Vapour Deposition (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Recrystallisation Techniques (AREA)
  • Formation Of Insulating Films (AREA)
  • Chemical Vapour Deposition (AREA)

Abstract

The invention relates to the use of atomic layer deposition and annealing to co-dope antimony with phosphorus to form ultra shallow junctions. A method for processing a substrate includes providing a substrate having a layer comprising a material selected from the group consisting of silicon (Si), germanium (Ge), and silicon germanium. The method includes depositing a first layer on a layer of a substrate using Atomic Layer Deposition (ALD). The method includes depositing a second layer on the first layer using ALD. Depositing one of the first layer and depositing the second layer includes depositing phosphorus oxide and depositing the other of the first layer and depositing the second layer includes depositing antimony oxide. The method includes annealing the substrate to drive antimony and phosphorus from the first layer and the second layer into the layer of the substrate to form a junction.

Description

Method for processing substrate
Cross Reference to Related Applications
The present application claims priority from U.S. provisional application No.62/516,933 filed on day 6/8 of 2017. The entire disclosure of the above-referenced application is incorporated herein by reference.
Technical Field
The present disclosure relates to substrate processing systems and methods, and more particularly to systems and methods for co-doping antimony and phosphorus to form ultra-shallow junctions using atomic layer deposition and annealing.
Background
The background description provided herein is for the purpose of generally presenting the context of the disclosure. Work of the presently named inventors, to the extent it is described in this background section and aspects of the description that may not otherwise qualify as prior art at the time of filing, are neither expressly nor impliedly admitted as prior art against the present disclosure.
Substrate processing systems are used to deposit, etch, or otherwise process films on substrates such as semiconductor wafers. During processing, it is sometimes desirable to use one or more dopantsA layer of doped substrate. Dopants may be used to create n-type or p-type regions of active devices such as transistors. For example, phosphorus (P) or antimony (Sb) may be used to produce a silicon (Si), germanium (Ge) or silicon germanium (Si) 1-x Ge x ) And an n-type region is formed in the material, where x is a real number between 0 and 1. For doped Si, ge or Si 1-x Ge x Comprises an ion implantation process (I) 2 P) or plasma doping. Ion implantation of Sb and P requires two different implantation steps and expensive equipment.
Disclosure of Invention
The method for processing a substrate includes providing a substrate having a silicon-germanium (Si) composition including silicon (Si), germanium (Ge), and silicon-germanium (Si) 1-x Ge x ) A substrate of a layer of a material selected from the group consisting of. The method includes depositing a first layer on a layer of a substrate using Atomic Layer Deposition (ALD). The method includes depositing a second layer on the first layer using ALD. Depositing one of the first layer and the second layer includes depositing phosphorus oxide, and depositing the other of the first layer and the second layer includes depositing antimony oxide. The method includes annealing the substrate to drive antimony and phosphorus from the first and second layers into the layers of the substrate to form a junction.
In other features, depositing one of the first layer and the second layer includes performing a plurality of ALD supercoycles. Each of the plurality of ALD supercoycles includes depositing N phosphorus oxide layers and M silicon oxide layers, where M and N are integers greater than zero.
In other features, depositing the first layer includes performing a plurality of ALD supercoycles and depositing the second layer includes depositing antimony oxide. The junction is an ultra-shallow junction. After annealing, the depth of the ultra-shallow junction ranges from 4nm to 10 nm.
In other features, the thickness of the first layer is in the range of 2nm to 10 nm. The thickness of the second layer is in the range of 2nm to 10 nm. N is in the range of 3 to 7 and M is in the range of 1 to 3. The multiple ALD supercoycles are in the range of 20 to 60. The multiple ALD supercoycles are in the range of 35 to 45. Antimony oxide was deposited during T ALD cycles, and T was in the range of 80 to 100.
In other features, the method includes etching the first and second layers.
In other features, the substrate includes trenches having an aspect ratio greater than 4:1. The layer of the substrate comprises germanium. The doping level in the ultra-shallow junction is greater than or equal to 1E20 atoms/cm on the surface of the substrate layer 3 And a doping level in the ultra-shallow junction below the surface of the substrate layer of greater than or equal to 1E17 atoms/cm 3 。
The method for processing a substrate includes providing a substrate having a silicon-germanium (Si) composition including silicon (Si), germanium (Ge), and silicon-germanium (Si) 1-x Ge x ) A substrate of a layer of a selected material of the group consisting of. The method includes depositing a first layer on a layer of a substrate using Atomic Layer Deposition (ALD). The first layer includes phosphorus, antimony, and oxygen. The method includes annealing the substrate to drive antimony and phosphorus from the first layer into the layer of the substrate to form a junction.
In other features, depositing the first layer includes depositing one or more ALD phosphorus monolayers, one or more ALD antimony monolayers, and one or more ALD oxide monolayers. The junction is an ultra-shallow junction. After annealing, the supercontinuum junction has a depth in the range from 4nm to 10 nm.
In other features, the method includes etching the first layer. The substrate includes a trench having an aspect ratio greater than 4:1.
In particular, some aspects of the invention may be set forth as follows:
1. a method of processing a substrate, comprising:
the method comprises providing a silicon-germanium (Si) material comprising silicon (Si), germanium (Ge) and silicon-germanium (Si) 1-x Ge x ) A substrate of a layer of a material selected from the group consisting of,
depositing a first layer on the layer of the substrate using Atomic Layer Deposition (ALD),
a second layer is deposited over the first layer using ALD,
wherein depositing one of the first layer and the second layer comprises depositing phosphorus oxide and depositing the other of the first layer and the second layer comprises depositing antimony oxide, and
annealing the substrate to drive antimony and phosphorus from the first and second layers into the layers of the substrate to form a junction.
2. The method of clause 1, wherein depositing the one of the first layer and the second layer comprises performing a plurality of ALD supercoycles, and wherein each of the plurality of ALD supercoycles comprises depositing N phosphorus oxide layers and M silicon oxide layers, wherein M and N are integers greater than zero.
3. The method of clause 2, wherein depositing the first layer comprises performing the plurality of ALD supercoycles, and depositing the second layer comprises depositing antimony oxide.
4. The method of clause 3, wherein depositing the first layer comprises performing the plurality of ALD supercoycles and depositing the second layer comprises depositing antimony oxide.
5. The method of clause 1, wherein the junction is an ultra-shallow junction.
6. The method of clause 5, wherein the ultra-shallow junction has a depth in the range of 4nm to 10nm after annealing.
7. The method of clause 1, wherein:
the first layer has a thickness in the range from 2nm to 10nm, an
The second layer has a thickness in the range from 2nm to 10 nm.
8. The method of clause 2, wherein N is in the range of 3 to 7, and M is in the range of 1 to 3.
9. The method of clause 2, wherein the plurality of ALD supercycles is in the range of 20 to 60.
10. The method of clause 2, wherein the plurality of ALD supercycles is in the range of 35 to 45.
11. The method of clause 1, wherein the antimony oxide is deposited during T ALD cycles and wherein T is in the range of 80 to 100.
12. The method of clause 1, further comprising etching the first layer and the second layer.
13. The method of clause 5, wherein the substrate comprises a trench having an aspect ratio greater than 4:1.
14. The method of clause 5, wherein theThe layer of the substrate comprises germanium, and wherein a doping level in the ultra-shallow junction is greater than or equal to 1E20 atoms/cm at a surface of the layer of the substrate 3 And greater than or equal to 1E17 atoms/cm below the surface of the layer of the substrate 3 。3
15. A method for processing a substrate, comprising:
the method comprises providing a silicon-germanium (Si) material comprising silicon (Si), germanium (Ge) and silicon-germanium (Si) 1-x Ge x ) A substrate of a layer of a material selected from the group consisting of,
depositing a first layer on the layer of the substrate using Atomic Layer Deposition (ALD), wherein the first layer comprises phosphorus, antimony, and oxygen, an
Annealing the substrate to drive the antimony and the phosphorus from the first layer into the layer of the substrate to form a junction.
16. The method of clause 15, wherein depositing the first layer comprises depositing one or more ALD phosphorus monolayers, one or more ALD antimony monolayers, and one or more ALD oxide monolayers.
17. The method of clause 15, wherein the junction is an ultra-shallow junction.
18. The method of clause 17, wherein, after annealing, the ultra-shallow junction has a depth in a range from 4nm to 10 nm.
19. The method of clause 15, further comprising etching the first layer and the second layer.
20. The method of clause 15, wherein the substrate comprises a trench having an aspect ratio greater than 4:1.
Further areas of applicability of the present disclosure will become apparent from the detailed description, claims and drawings. The detailed description and specific examples are intended for purposes of illustration only and are not intended to limit the scope of the present disclosure.
Drawings
The present disclosure will become more fully understood from the detailed description and the accompanying drawings, wherein:
FIGS. 1A-1C are diagrams of a first layer comprising a phosphor (P) according to the present disclosureAnd comprises depositing to a substrate comprising Si, ge or Si by Atomic Layer Deposition (ALD) 1-x Ge x A side cross-sectional view of an embodiment of a substrate comprising a second layer of antimony (Sb) on a lower layer of (a);
FIG. 2 is a side cross-sectional view of the substrate of FIGS. 1A-1C after annealing to drive P/Sb into the underlying layer to form an ultra-shallow junction;
FIG. 3 is a schematic diagram of a method for depositing and annealing a semiconductor substrate including Si, ge, or Si using atomic layers in accordance with the present disclosure 1-x Ge x A flow chart of an embodiment of a method of P/Sb co-doping of the lower layer of (a);
FIG. 4 is a diagram of ALD deposition to include Si, ge, or Si in accordance with the present disclosure 1-x Ge x P on the lower layer of (2) d Sb e O f A side cross-sectional view of one embodiment of a substrate of layers (where d, e, and f are integers);
FIG. 5 is a side cross-sectional view of the substrate of FIG. 4 after annealing;
FIG. 6 is a diagram of a pair including Si, ge or Si using ALD and annealing in accordance with the present disclosure 1-x Ge x A flow chart of another embodiment of a method of P/Sb co-doping in the lower layer of (a);
fig. 7 shows phosphorus and antimony concentrations in the lower layer as a function of depth.
In the drawings, reference numbers may be re-used to identify similar and/or identical components.
Detailed Description
Systems and methods according to the present disclosure are used to co-dope a material comprising, for example, silicon (Si), germanium (Ge), or silicon germanium (Si) with phosphorus (P) and antimony (Sb) 1-x Ge x ) Is a lower layer of (c). The first layer comprises antimony oxide (Sb x1 O y1 ) (wherein x1 and y1 are integers), and the second layer comprises phosphorus oxide (P) x2 O y2 ) (where x2 and y2 are integers). Alternatively, the first layer comprises phosphorus, antimony, and oxygen. Antimony increases the concentration of phosphorus that diffuses into the underlying layer. The first layer and the second layer are deposited on the underlying layer using Atomic Layer Deposition (ALD). After deposition of these layers, an anneal is performed. The P/Sb is driven into the underlying layer to form an ultra-shallow junction. Thereafter, the first layer and the second layer may be removed by etching, and further processing of the substrate may be performed.
Referring now to fig. 1A-1C, an embodiment of a substrate 100 is shown. In some embodiments, the substrate 100 includes features 101 such as trenches. In fig. 1A, a substrate 100 includes a lower layer 102 and a bilayer 104. In some examples, bilayer 104 includes a first layer 110 comprising a phosphorus oxide and a second layer 114 comprising antimony oxide. The first layer 110 and the second layer 114 are deposited on the lower layer 102 using Atomic Layer Deposition (ALD). The underlayer 102 includes, for example, silicon (Si), germanium (Ge), or silicon germanium (Si) 1-x Ge x ) And the like.
In some examples, the thickness of the first layer 110 is in the range of 2nm to 10nm, although other thicknesses may be used. In some examples, the thickness of the second layer 114 is in the range of 2nm to 10nm, although other thicknesses may be used.
In fig. 1B-1C, the first layer 110 includes a plurality of ALD super-cyclic layers 118-1, 118-2, a.the., 118-S (collectively super-cyclic layers 118). In FIG. 1C, each ALD super-cyclic layer 118 includes N ALD Ps of ALD deposition x2 O y2 Layer (shown as N ALD P x2 Oy 2 Layers 120-1, 120-2, &.. 120-N) and M silicon oxides (Si x3 O y3 ) Layers (where x3 and y3 are integers) (collectively 122), where N and M are integers greater than zero.
In some examples, N is in the range of 3-7 and M is in the range of 1-3, although other values may be used. In some examples, 20 to 60 ALD superconduction layers are used, but additional or fewer ALD superconduction layers may be used. In some examples, 35 to 45 ALD superconduction layers are used, but more or fewer ALD superconduction layers may be used. In some examples, 40 ALD super-cyclic layers are used, and each ALD super-cyclic layer includes P x2 O y2 5 cycles of (C) and Si x3 O y3 Is a single cycle of 1. In some examples, the second layer 114 is deposited using T ALD cycles, where T is an integer ranging from 80 to 120. In some examples, t=100.
In other examples, the first layer 110 includes antimony oxide (Sb x1 O y1 ) And the second layer 114 comprises phosphorus oxide (P x2 O y2 ). In this example, one canA cap layer is used to prevent degradation of the phosphorus oxide. In some examples, the cap layer includes an oxide (such as silicon oxide).
In some examples, the second layer 114 includes a plurality of ALD superconduction layers (each ALD superconduction layer includes N ALD ps deposited by ALD as described above x2 O y2 Layer and M silicon oxides (Si x3 O y3 ) A layer). In other examples, phosphorus oxide (P x2 O y2 ) Antimony oxide (Sb) x O y1 ) And silicon oxide (Si) x3 O y3 ) And the ALD monolayer of (c) is otherwise varied. For example, ALD monolayers are deposited in a pattern of one or more adjacent ALD single-layer layers of each material. The pattern may be repeated in a particular pattern, varied or randomized in a particular manner.
Referring now to fig. 2, the substrate 100 is shown after annealing to drive P/Sb into the underlying layer 102 and form an ultra shallow junction. As shown at 150, a P/Sb dopant is driven into the lower layer 102. In some examples, annealing includes flash annealing, thermal annealing, or Rapid Thermal Processing (RTP). In some examples, RTP is performed at a temperature greater than 800 ℃. In some examples, the first layer 110 and the second layer 114 are removed and additional processing is performed. For example, the first layer 110 and the second layer 114 may be removed by etching.
Referring now to FIG. 3, a process for co-doping a material including Si, ge or Si with P/Sb is shown 1-x Ge x Is described below). At 260, a substrate including an underlying layer is provided. The lower layer comprises Si, ge or Si 1-x Ge x . At 270, a first layer is deposited on the underlying layer using Atomic Layer Deposition (ALD). The first layer includes P x2 O y2 . In some examples, multiple ALD supercycles are used to deposit the first layer. Each ALD super-cycle includes M P x2 O y2 Single layer and N Si x3 O y3 Deposition of a monolayer.
At 280, a second layer is deposited over the first layer. A second layer is deposited on the first layer using ALD. The second layer comprising antimony oxide, e.g. Sb x1 O y1 . At 290, the substrate is annealed to drive P and Sb into the underlying layer to form an ultra-shallow junction.
Reference is now made toFig. 4-5 show examples of the substrate 200. In FIG. 4, the substrate comprises a material selected from Si, ge or Si 1- x Ge x A lower layer 210 of material. The first layer 214 is deposited using ALD and includes phosphorus antimony oxide (P d Sb e O f Where d, e and f are integers). In fig. 5, the substrate 200 is shown after annealing. As shown at 220, the P/Sb dopant is driven into the lower layer 210. P/Sb doping forms an ultra-shallow junction. In some examples, the first layer 214 is removed and further processed. In some examples, the first layer 214 is removed by etching.
Referring now to FIG. 6, co-doping with phosphorus (P) and antimony (Sb) is shown to include Si, ge or Si 1-x Ge x Is described below). At 310, a substrate including an underlying layer is provided. The lower layer comprises Si, ge or Si 1-x Ge x . At 314, a first layer is deposited on the underlying layer using Atomic Layer Deposition (ALD). The first layer includes P d Sb e O f Wherein d, e and f are integers. At 318, an anneal is performed to drive P and Sb into the underlying layer to define an ultra-shallow junction in the underlying layer. In some examples, the phosphorus antimony oxide layer may include separate ALD monolayers of phosphorus, antimony, and oxide that are repeated, varied, or randomized in a particular pattern.
In some examples, phosphorus oxide, antimony oxide, silicon oxide, and/or phosphorus antimony oxide are deposited in a Plasma Enhanced (PE) ALD substrate processing system. In some examples, PEALD systems use Inductively Coupled Plasma (ICP) or Capacitively Coupled Plasma (CCP). In some examples, the plasma gas mixture may include triethylantimony (TESb or SbEt) of antimony oxide 3 ) But other precursors may be used. In some examples, the plasma gas mixture may include triethyl phosphite (TEPO) (P (OEt) for phosphorus oxide 3 ) But other precursors may be used.
In some examples, the substrate includes features such as trenches. In some examples, the trench has a height greater than 4: an aspect ratio of 1. In some examples, the trench has an aspect ratio in the range of 4-20. In some examples, the trench has a thickness of about 6: an aspect ratio of 1. In one placeIn some examples, the depth of the ultra-shallow junction after annealing is in the range of 4nm to 10 nm. In some examples, the depth of the ultra-shallow junction is about 6nm after annealing at 950 ℃ for 5 seconds of RTP. In some examples, the doping level in the ultra-shallow junction is greater than or equal to 1E20 atoms/cm in Ge at the surface 3 And greater than or equal to 1E17 atoms/cm below the surface 3 。
In some examples, the concentration profile of P and Sb in the ultra-shallow junction is controlled by controlling the concentration of P and Sb in the layer and the relative thickness of the layer. In other examples, the concentration profile of P and Sb in the ultra-shallow junction is controlled by the time-temperature profile of the drive-in anneal.
In some examples, the lower layer includes Ge or Si with a relatively high concentration of Ge 1-x Ge x . In some examples, at Si 1-x Ge x The high concentration Ge of (C) contains more than 50% by weight of Si 1-x Ge x Ge in (a) is provided. In some examples, at Si 1-x Ge x Wherein the high concentration of Ge is contained in Si 1-x Ge x More than 75% by weight of Ge.
Referring now to fig. 7, fig. 7 shows an example of phosphorus and antimony concentrations as a function of depth. The substrate includes a germanium layer disposed on a silicon layer. And by other means, e.g. I 2 P produces a bell-shaped doping profile with relatively controlled reduced concentrations of phosphorus and antimony as a function of depth.
The preceding description is merely exemplary in nature and is in no way intended to limit the disclosure, its application, or uses. The broad teachings of the disclosure can be implemented in a variety of forms. Therefore, while this disclosure includes particular examples, the true scope of the disclosure should not be so limited since other modifications will become apparent upon a study of the drawings, the specification, and the following claims. It should be understood that one or more steps within a method may be performed in a different order (or simultaneously) without altering the principles of the present disclosure. Furthermore, while each embodiment has been described above as having certain features, any one or more of those features described with respect to any embodiment of the present disclosure may be implemented as and/or combined with the features of any other embodiment, even if the combination is not explicitly described. In other words, the described embodiments are not mutually exclusive, and permutations of one or more embodiments with each other are still within the scope of the present disclosure.
Various terms are used to describe spatial and functional relationships between components (e.g., modules, circuit elements, semiconductor layers, etc.), including "connected," joined, "" coupled, "" adjacent, "" over … …, "" over … …, "" over … …, "" under … …, "and" disposed. Unless explicitly described as "direct", when there is no other intervening component in a direct relationship between a first and second component as described in the foregoing disclosure, there may also be an indirect relationship (spatial or functional) of one or more intervening components between the first and second components. As used herein, at least one of the phrases A, B and C should be construed to mean using non-exclusive logic (OR logic) (a OR B OR C), and should not be construed to mean "at least one of a, at least one of B, and at least one of C".

Claims (19)

1. A method of processing a substrate, comprising:
the method comprises providing a silicon-germanium (Si) material comprising silicon (Si), germanium (Ge) and silicon-germanium (Si) 1-x Ge x ) A substrate of a layer of a material selected from the group consisting of,
a first layer is deposited on the layer of the substrate using atomic layer deposition,
a second layer is deposited on the first layer using atomic layer deposition,
wherein depositing one of the first layer and the second layer comprises depositing phosphorus oxide and depositing the other of the first layer and the second layer comprises depositing antimony oxide, and
performing one of sequentially annealing the substrate after depositing the second layer and sequentially annealing the substrate after depositing a cap layer on the second layer to drive antimony and phosphorus from the first layer and the second layer into the layer of the substrate to form a junction,
wherein depositing the one of the first layer and the second layer comprises performing a plurality of atomic layer deposition super cycles, and wherein each of the plurality of atomic layer deposition super cycles comprises depositing N phosphorus oxide layers and M silicon oxide layers, wherein M and N are integers greater than zero.
2. The method of claim 1, wherein depositing the first layer comprises performing the plurality of atomic layer deposition supercoycles, and depositing the second layer comprises depositing antimony oxide.
3. The method of claim 1, wherein depositing the second layer comprises performing the plurality of atomic layer deposition supercoycles and depositing the first layer comprises depositing antimony oxide.
4. The method of claim 1, wherein the junction is an ultra-shallow junction.
5. The method of claim 4, wherein the ultra-shallow junction has a depth in the range of 4nm to 10nm after annealing.
6. The method according to claim 1, wherein:
the first layer has a thickness in the range from 2nm to 10nm, an
The second layer has a thickness in the range from 2nm to 10 nm.
7. The method of claim 1, wherein N is in the range of 3 to 7 and M is in the range of 1 to 3.
8. The method of claim 1, wherein the plurality of atomic layer deposition supercoycles is in the range of 20 to 60.
9. The method of claim 1, wherein the plurality of atomic layer deposition supercoycles is in the range of 35 to 45.
10. The method of claim 1, wherein the antimony oxide is deposited during T atomic layer deposition cycles and wherein T is in the range of 80 to 100.
11. The method of claim 1, further comprising etching the first and second layers.
12. The method of claim 4, wherein the substrate comprises trenches having an aspect ratio greater than 4:1.
13. A method of processing a substrate, comprising:
the method comprises providing a silicon-germanium (Si) material comprising silicon (Si), germanium (Ge) and silicon-germanium (Si) 1-x Ge x ) A substrate of a layer of a material selected from the group consisting of,
a first layer is deposited on the layer of the substrate using atomic layer deposition,
a second layer is deposited on the first layer using atomic layer deposition,
wherein depositing one of the first layer and the second layer comprises depositing phosphorus oxide and depositing the other of the first layer and the second layer comprises depositing antimony oxide, and
annealing the substrate to drive antimony and phosphorus from the first and second layers into the layers of the substrate to form a junction,
wherein the layer of the substrate comprises germanium, and wherein the doping level in the junction is greater than or equal to 1E20 atoms/cm at the surface of the layer of the substrate 3 And greater than or equal to 1E17 atoms/cm below the surface of the layer of the substrate 3 。
14. A method for processing a substrate, comprising:
the method comprises providing a silicon-germanium (Si) material comprising silicon (Si), germanium (Ge) and silicon-germanium (Si) 1-x Ge x ) A substrate of a layer of a material selected from the group consisting of,
depositing a first layer on the layer of the substrate using atomic layer deposition, wherein the first layer comprises phosphorus, antimony, and oxygen, an
Annealing the substrate sequentially while depositing the first layer to drive the antimony and the phosphorus from the first layer into the layer of the substrate to form a junction,
wherein depositing the first layer comprises depositing one or more atomic layer deposited phosphorus monolayers, one or more atomic layer deposited antimony monolayers, and one or more atomic layer deposited oxide monolayers.
15. The method of claim 14, wherein the junction is an ultra-shallow junction.
16. The method of claim 15, wherein after annealing, the ultra-shallow junction has a depth in a range from 4nm to 10 nm.
17. The method of claim 14, further comprising etching the first layer.
18. The method of claim 14, wherein the substrate comprises trenches having an aspect ratio greater than 4:1.
19. The method of claim 15, wherein the layer of the substrate comprises germanium, and wherein a doping level in the ultra-shallow junction is greater than or equal to 1E20 atoms/cm at a surface of the layer of the substrate 3 And greater than or equal to 1E17 atoms/cm below the surface of the layer of the substrate 3 。
CN201810585996.5A 2017-06-08 2018-06-08 Method for processing substrate Active CN109037043B (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201762516933P 2017-06-08 2017-06-08
US62/516,933 2017-06-08
US15/963,270 2018-04-26
US15/963,270 US10522354B2 (en) 2017-06-08 2018-04-26 Antimony co-doping with phosphorus to form ultrashallow junctions using atomic layer deposition and annealing

Publications (2)

Publication Number Publication Date
CN109037043A CN109037043A (en) 2018-12-18
CN109037043B true CN109037043B (en) 2024-03-29

Family

ID=64564251

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810585996.5A Active CN109037043B (en) 2017-06-08 2018-06-08 Method for processing substrate

Country Status (4)

Country Link
US (2) US10522354B2 (en)
KR (1) KR20180134294A (en)
CN (1) CN109037043B (en)
TW (1) TW201920747A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10964536B2 (en) * 2019-02-06 2021-03-30 Micron Technology, Inc. Formation of an atomic layer of germanium in an opening of a substrate material having a high aspect ratio

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103477419A (en) * 2011-03-31 2013-12-25 东京毅力科创株式会社 Method for forming ultra-shallow doping regions by solid phase diffusion
CN103972060A (en) * 2013-01-28 2014-08-06 台湾积体电路制造股份有限公司 Fabrication of ultra-shallow junctions
CN104733285A (en) * 2013-12-24 2015-06-24 中国科学院微电子研究所 Method for preparing zinc-doped ultra-shallow junction on surface of semiconductor substrate

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3920882A (en) * 1973-04-16 1975-11-18 Owens Illinois Inc N-type dopant source
US3923563A (en) * 1973-04-16 1975-12-02 Owens Illinois Inc Process for doping silicon semiconductors using an impregnated refractory dopant source
US6506653B1 (en) * 2000-03-13 2003-01-14 International Business Machines Corporation Method using disposable and permanent films for diffusion and implant doping
US20070212861A1 (en) * 2006-03-07 2007-09-13 International Business Machines Corporation Laser surface annealing of antimony doped amorphized semiconductor region
US7294543B2 (en) * 2006-03-22 2007-11-13 International Business Machines Corporation DRAM (Dynamic Random Access Memory) cells
US7807556B2 (en) * 2006-12-05 2010-10-05 General Electric Company Method for doping impurities
KR100873019B1 (en) 2007-07-13 2008-12-10 주식회사 하이닉스반도체 Bonding pad for prevented pad peeling and method for fabricating the same
US8956983B2 (en) * 2010-04-15 2015-02-17 Novellus Systems, Inc. Conformal doping via plasma activated atomic layer deposition and conformal film deposition
US8569158B2 (en) * 2011-03-31 2013-10-29 Tokyo Electron Limited Method for forming ultra-shallow doping regions by solid phase diffusion
JP6121993B2 (en) * 2011-06-10 2017-04-26 マサチューセッツ インスティテュート オブ テクノロジー High concentration active doping of semiconductors and semiconductor devices produced by such doping
US9306010B2 (en) * 2012-03-14 2016-04-05 Infineon Technologies Ag Semiconductor arrangement

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103477419A (en) * 2011-03-31 2013-12-25 东京毅力科创株式会社 Method for forming ultra-shallow doping regions by solid phase diffusion
CN103972060A (en) * 2013-01-28 2014-08-06 台湾积体电路制造股份有限公司 Fabrication of ultra-shallow junctions
CN104733285A (en) * 2013-12-24 2015-06-24 中国科学院微电子研究所 Method for preparing zinc-doped ultra-shallow junction on surface of semiconductor substrate

Also Published As

Publication number Publication date
KR20180134294A (en) 2018-12-18
TW201920747A (en) 2019-06-01
US10522354B2 (en) 2019-12-31
CN109037043A (en) 2018-12-18
US20200126795A1 (en) 2020-04-23
US10770297B2 (en) 2020-09-08
US20180358228A1 (en) 2018-12-13

Similar Documents

Publication Publication Date Title
US9865691B2 (en) Poly sandwich for deep trench fill
TWI733850B (en) Seamless trench fill using deposition/etch techniques
US9640400B1 (en) Conformal doping in 3D si structure using conformal dopant deposition
TW202142732A (en) Deposition methods for uniform and conformal hybrid titanium oxide films
US9570562B1 (en) Method of planarizing polysilicon gate
CN109037043B (en) Method for processing substrate
US9721851B2 (en) Silicon-germanium fin formation
US8710626B2 (en) Semiconductor device having trapezoidal shaped trenches
CN107068609A (en) In-situ doped and then undoped polysilicon fill for trenches
US9472460B1 (en) Uniform depth fin trench formation
US20120248436A1 (en) Reduced pattern loading for doped epitaxial process and semiconductor structure
KR20230026527A (en) Doping techniques
US9911660B2 (en) Methods for forming germanium and silicon germanium nanowire devices
CN106816370A (en) A kind of manufacture method of semiconductor devices
CN105845575A (en) Semiconductor device manufacturing method
JP5952475B1 (en) Diffusion wafer and manufacturing method thereof
KR102094681B1 (en) DOPING METHOD OF SEMICONDUCTOR STRUCTURE USING iCVD PROCESS
CN109119326A (en) Semiconductor structure and its manufacturing method
JP6496280B2 (en) Method for manufacturing diffusion wafer
TW202440451A (en) Methods for making solid state devices having spin-photon interfaces
US20120214289A1 (en) Method for Forming Semiconductor Substrate Isolation
TW201349296A (en) Method for producing a semiconductor wafer doped differently on both sides
CN117373907A (en) Method for manufacturing semiconductor structure
CN115064587A (en) Polysilicon field plate and preparation method and application thereof
JP5720244B2 (en) Semiconductor substrate manufacturing method and semiconductor device manufacturing method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant