CN108958821A - A kind of implementation method of the flexibility testing system for electronic product production test - Google Patents

A kind of implementation method of the flexibility testing system for electronic product production test Download PDF

Info

Publication number
CN108958821A
CN108958821A CN201810759396.6A CN201810759396A CN108958821A CN 108958821 A CN108958821 A CN 108958821A CN 201810759396 A CN201810759396 A CN 201810759396A CN 108958821 A CN108958821 A CN 108958821A
Authority
CN
China
Prior art keywords
module
test
function
instrument
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810759396.6A
Other languages
Chinese (zh)
Inventor
冯晓东
李二文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Inmangi Technology Co Ltd
Original Assignee
Suzhou Inmangi Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Inmangi Technology Co Ltd filed Critical Suzhou Inmangi Technology Co Ltd
Priority to CN201810759396.6A priority Critical patent/CN108958821A/en
Publication of CN108958821A publication Critical patent/CN108958821A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/4401Bootstrapping
    • G06F9/4411Configuring for operating with peripheral devices; Loading of device drivers
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/78Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G06F15/7871Reconfiguration support, e.g. configuration loading, configuration switching, or hardware OS

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Security & Cryptography (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)

Abstract

The invention discloses a kind of implementation methods of flexibility testing system for electronic product production test, this method is based on the layering logic layers and modularized design to production test instrument function, it will realize instrument function dispersed distribution required for fc-specific test FC in modules, it can be reset using the function that large-scale programming device is distributed in instrument on each layer in addition to signal condition layer simultaneously, to reach under production test environment, by the software-driven for calling the design IP and instrument of the FPGA in configurable instrument design library, the purpose of the function of test macro can be reset, realize the flexibility of test macro.

Description

A kind of implementation method of the flexibility testing system for electronic product production test
Technical field
The present invention relates to electronic product production test fields, and in particular to a kind of flexibility for electronic product production test The implementation method of test macro.
Background technique
Instrument for electronic product test have passed through the desk-top instrument of number, plate card type since pointer type analogue instrument The developing stage of virtual instrument.Desk-top instrument has complete man-machine interactive operation panel, and test function project usually all compares More, dynamic range is big, and measuring accuracy is high, therefore can complete well in laboratory environments, in research and development of products debugging process Test assignment.
But under production test environment, in order to test a electronic product, it may be necessary to which multiple test instrumentations cooperate Production test assignment is completed, carrying out measuring system constructing using traditional desk-top instrument there are following some defects
(1) volume is big, and every desk-top instrument has cabinet, power supply and panel, and more desk-top instrument usually require huge machine Cabinet accommodates.
(2) at high cost, the wasting of resources, instrument may have multiple function, but may only use in production test therein Several, most instrument function includes all not used with the physics panel of instrument, and which results in huge wastes.
(3) test macro does not have versatility, if there are two product, one of them have a test need to use it is different Instrument, then entire test macro just needs to build again.
Using NI as the scheme of the plate card type virtual instrument of representative, do not need to develop panel for instrument, all instrument are all It is inserted in cabinet, also reduces volume to a certain extent, but the solution of cabinet plate card type has following problems:
(1) if the board used is data collecting card (DAQ), user needs oneself to develop modelled signal modulate circuit, than A current value is such as tested, user has to the sample circuit that design converts the current into voltage, this brings perhaps for user More extra workloads, and the performance of the signal conditioning module of user's design is also difficult to control, the performance of final test system Index is difficult to ensure.
(2) if the board used is instrument card, due to being limited to the size of standard PC case, power supply and electromagnetic environment, instrument The performance indicator of table such as precision and dynamic range are difficult to the degree of desk-top instrument.
Due to drawbacks described above, when using plate card type cabinet solution, the performance indicator of system is difficult to and desk-top instrument The identical degree of table, while being that the solution of plate card type also has as desk-top instrument cannot when product to be measured changes General problem.
With the deployment of 5G standard, the world will enter the epoch of all things on earth interconnection, and number will with hundred billion grades of object Internet of Things can be linked by its internal electric terminal component, it means that the terminal electricity for having Internet of Things to access of a flood tide The arrival in sub- production epoch, this brings challenges to the production test of future electronic factory, specifically:
(1) product needs wirelessly to access network, it is therefore desirable to do the compliance test of radio frequency;Because product is different, The variation of the frequency point bandwidth and baseband signal of radio frequency testing can be very big.
(2) product input port signal comes from various sensors, and output port goes to control various types of execution Device, it is therefore desirable to which the type for the pumping signal that test macro needs the response signal received and needs to generate is also very rich , while the type for the communication protocol supported also can be very much.
(3) all things on earth interconnects, and the type of product can be very much.Therefore a production line produces multiple product, and continuous thread-changing should It is normality, this requires test macros to need versatility, and both set of system can be used to test multiple product.
(4) except a small number of personal consumption electronic product such as mobile phones, AR, VR terminal value is higher outer, most product products It is worth all very low.The cost of test equipment is required also to want low accordingly.
For synthesis, future is that can cover 5G in radio-frequency head for the system requirements of the production test of internet of things product Eat dishes without rice or wine frequency range entirely, want that signal kinds abundant can be tested in low-frequency range, to have logical in agreement by huge flexibility Different products is tested with property, while wanting low cost.
In the testing cost of producing line, testing cost not only includes equipment acquisition cost, and there are also operation and maintenance costs.Such as Fruit can accomplish that test macro general can reduce the testing cost of single-piece there will be effect, because utilization rate of equipment and installations improves, simultaneously The time for reducing product thread-changing improves the utilization rate of producing line.
And test macro its versatility constructed currently based on special desk-top or plate card type instrument is all limited. In order to adapt to the test request of following internet of things product production, it is necessary to which research improves test macro when testing different product Versatility, the both flexibility of test macro.
If we analyze the function of the test macro of a standard, it can be found that its function can have four from top to bottom Layer:
(1) human-computer interaction interface function is shown for test result and test process operates, both traditional panel feature.
(2) calculation process of response data, the generation of excited data, the real-time control of test process.
(3) conversion of the excited data to pumping signal, the sampling of response signal and data prediction;For analog signal Speech, that is, AD/DA function.
(4) signal condition function, needs to carry out the conversion of physical quantity, such as photoelectric conversion to measured signal, and Current Voltage turns It changes.
It is that above-mentioned four kinds of functions of certain one kind measurement are all encapsulated in a cabinet for traditional desk-top instrument, And it devises biggish dynamic range and is combined to adapt to the application of various tests, such as by electric current and voltage tester application A DMM table is formed, circuit test ability can be from microampere order to ampere grade.It is compared with desk-top test instrumentation machine, the cabinet of NI Formula DAQ scheme virtualizes the panel feature of instrument, but it does not have a solution in signal condition layer, and test macro Operational capability is also by the various limitations of PCI, PXI cabinet.
Therefore, we design a kind of implementation method of flexibility testing system for electronic product production test, realize and survey Versatility of the test system under production test environment.
Summary of the invention
The object of the invention is that provide a kind of for the soft of electronic product production test to solve the above-mentioned problems The implementation method of property test macro, by using field programmable gate function, to the instrument function for realizing fc-specific test FC into Row layering logic layers and modularization distribution design and software-driven encapsulation, define production test system by software to realize Function, the method for the inexpensive flexibility testing system design that test system hardware resource can be recycled.
The present invention through the following technical solutions to achieve the above objectives:
A kind of implementation method of the flexibility testing system for electronic product production test, comprising:
The method that hardware realization functional plane is layered the instrument function for test, test instrumentation hardware resource is in logic On be divided into display control layer, data processing and function control layer, data input and output and signal conversion coating and signal condition layer;
Wherein, the display control layer is used for the display and man-machine interactive operation of test result;
The data processing and function control layer are analyzed for realizing the data for generating and responding for the excited data of measurement to be surveyed The control of amount and test process;
The data input, output and signal conversion coating are used for conversion and input of the pumping signal of output from data to signal The sampling of response signal and the pretreatment of response signal data;
The signal condition layer is used to improve excitation or corresponding signal in order to which data input, output and signal convert Layer is handled;
The instrument function that electronic product completes a certain item fc-specific test FC is distributed in each layer, by one in the design function of each layer Partial function is combined, and realizes the complete instrument function for being directed to a certain class testing;
The logic of each functional hierarchy of instrument is distributed in the modular method on each physical module by hardware realization physical layer, Including host computer, the main operational of internal setting FPGA and configuration module, software radio transceiver module, simulation AD/DA module And signal conditioning module;
Wherein, host computer completes the function of the display control layer, and main operational and configuration module complete data control and function The function of control layer, the main operational and configuration module receive the instruction or test program that host computer transmits, and control coordination Software radio transceiver module, simulation AD/DA module and signal conditioning module realize test assignment, are used for non-industry standard agreement Digital signal test excitation and accordingly also completed by main operational and configuration module, and not according to test assignment Together, the FPGA design in main operational and configuration module and corresponding drive code set can be reconfigured and load;Software without Line electricity transceiver module completes frequency and penetrates segment data input, output and signal transformation function;Main operational and configuration module pass through high speed Communication bus is connected to host computer, and software radio modules can use high speed serialization according to data bandwidth difference with AD/DA module Bus or parallel data bus line are connected to main operational module and configuration module;Corresponding to unlike signal and application scenarios have Different signal conditioning modules, these signal conditioning modules are connected to core calculations and configuration module by standard serial bus;
Large-scale programming device is used to realize that data processing algorithm is according to tool in interface mode and module to intermodule The method that the testing requirement of body is reloaded, the main operational and configuration module have the FPGA of enough capacity various to accommodate The control interface unit of design logic under different testing requirements, the software radio transceiver module and AD/DA module is also adopted With FPGA, user can redesign the logic in FPGA according to testing requirement, and download in FPGA, to change mould The algorithm of data processing in the agreement and module of interblock interface;
Used on software embedded system with by the feature operation interface encapsulation of the relevant hardware resource of fc-specific test FC task for The method of driving, wherein embedded system is that run in the operation and configuration module of core is Embedded operating system; The relevant hardware resource of fc-specific test FC task is the specific hardware design for realizing a certain class testing task, including data in FPGA It generates and data receiving processing circuit, the interface circuit with AD/DA module, the interface circuit of software radio transceiver module is believed The interface circuit of number conditioning module, the direct interface circuit of FPGA and product to be tested;It is described by the relevant hardware of fc-specific test FC task Resource application function interface encapsulation is that the method for driving refers to that realizing that the manipulation of hardware design function operates all is by hardware The function modeling that hardware completes fc-specific test FC task is logically a kind of tool method come what is completed by register read-write, and Tool method realizes that code is write in the operation based on register required for function thus, and is embedded by these code wraps The driving of instrument under operating system;
On the basis of the hardware and software platform constituted based on aforementioned software and hardware method, for the need of the production test for electronic product Ask, building for different test assignments can heavily loaded instrument design library, realized in such a way that software re-defines system configuration The method of expansible flexibility testing system;Wherein, can the design library of heavily loaded instrument refer to operation and configuration module based on core Software and hardware architecture, the FPGA hardware design IP for the various particular test functionalities of realization developed and it is corresponding operate in it is embedded The design IP of software-driven and software radio transceiver module and AD/DA module in operating system;It is this to operate in core Design of hardware and software in operation and configuration module is in other modules such as software radio transceiver module, AD/DA module or signal tune Particular test functionality can be realized under the cooperation of module by managing, so these designs may be considered and realize fc-specific test FC task Instrument;Under the constraint of FPGA and the capacity of the program internal memory of main operational configuration module, main operational and configuration module FPGA and program memory bank can configure IP and the driving of a variety of instrument, and both the test function of a variety of instrument may be implemented in a system Can, and the function of every kind of instrument is distributed across in modules, multiple instrument functions can be shared same under same module Hardware resource;The mode that flexibility testing system is realized in such a way that software re-defines system configuration refers to that host computer can be with System configuration is defined by system configuration file and is recompilated, and the IP of particular meter is downloaded into main operational configuration mould The FPGA of block downloads to the driving of instrument in the local non-volatile recording medium of main operational configuration module;When main operational and match When setting the IP for having downloaded multiple instrument in module and driving, with closing AD/DA module, external software radio transceiver module, And signal conditioning module just constitutes a test macro, and the function of this test macro can be generalized machine more according to test The difference of task is redefined by way of reloading, and realizes the flexibility of system;The expansible test macro is Refer to that test macro is constructed with the operation and configuration module of core as system and core, and the core of multiple test macros is transported Calculation and configuration module can be connected by the bus of extension, and the sharing of the data between realization system is synchronous with event, And this multiple system can share a host computer, realize the extension of system testing ability.
Preferably, the data processing and function control layer are realized by FPGA and CPU.
Preferably, the signal conditioning module is constructed using MCU and peripheral circuit, pass through standard serial bus 12C Or IEE488 is connected to main operational and configuration module.
Preferably, being connected between the signal conditioning module by signal bus, communication protocol is for standard agreement or certainly The parallel agreement of definition.
Preferably, the main operational and configuration module use the SOC chip of Z7000.
Preferably, the Z7000 is in communication with each other by USB or Ethernet interface and host computer, what Z7000 chip carried Analog channel and standard communication bus are drawn after buffering isolation protective circuit by terminal;FPGA in Z7000 piece is available IO is open to user also by high-performance terminal after isolation circuit, is used for the higher digital test of requirement of real-time or test Control.
Preferably, the software radio transceiver module uses high intermediate frequency, become between intermediate frequency and base band using numerically lower Frequently, there are modulation and demodulation of the DSP for base band data in the module, AD/DA module uses multichannel different bandwidth.
Beneficial effect is: the present invention be based on the layering logic layers and modularized design to production test instrument function, By instrument function dispersed distribution required for realization fc-specific test FC in modules, while using large-scale programming device The function that each layer in addition to signal condition layer is distributed in for instrument can be reset, to reach in production test ring Under border, the software-driven of design IP and instrument by calling the FPGA in configurable instrument design library, so that it may reset The purpose of the function of test macro realizes the flexibility of test macro.
Detailed description of the invention
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below There is attached drawing needed in technical description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this Some embodiments of invention for those of ordinary skill in the art without creative efforts, can be with It obtains other drawings based on these drawings.
Fig. 1 is module composition connection block diagram of the invention.
The reference numerals are as follows:
1, host computer;2, main operational and configuration module;3, AD/DA module;4, software radio transceiver module;5, USB or with Too network interface;6, signal conditioning module.
Specific embodiment
To make the object, technical solutions and advantages of the present invention clearer, technical solution of the present invention will be carried out below Detailed description.Obviously, described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.Base Embodiment in the present invention, those of ordinary skill in the art are obtained all without making creative work Other embodiment belongs to the range that the present invention is protected.
Shown in Figure 1, the present invention provides a kind of realizations of flexibility testing system for electronic product production test Method, comprising:
The method that hardware realization functional plane is layered the instrument function for test, test instrumentation hardware resource is in logic On be divided into display control layer, data processing and function control layer, data input and output and signal conversion coating and signal condition layer;
Wherein, the display control layer is used for the display and man-machine interactive operation of test result;
The data processing and function control layer are analyzed for realizing the data for generating and responding for the excited data of measurement to be surveyed The control of amount and test process;
The data input, output and signal conversion coating are used for conversion and input of the pumping signal of output from data to signal The sampling of response signal and the pretreatment of response signal data;
The signal condition layer is used to improve excitation or corresponding signal in order to which data input, output and signal convert Layer is handled;
The instrument function that electronic product completes a certain item fc-specific test FC is distributed in each layer, by one in the design function of each layer Partial function is combined, and realizes the complete instrument function for being directed to a certain class testing;
The logic of each functional hierarchy of instrument is distributed in the modular method on each physical module by hardware realization physical layer, Including host computer, the main operational of internal setting FPGA and configuration module, software radio transceiver module, simulation AD/DA module And signal conditioning module;
Wherein, host computer completes the function of the display control layer, and main operational and configuration module complete data control and function The function of control layer, the main operational and configuration module receive the instruction or test program that host computer transmits, and control coordination Software radio transceiver module, simulation AD/DA module and signal conditioning module realize test assignment, are used for non-industry standard agreement Digital signal test excitation and accordingly also completed by main operational and configuration module, and not according to test assignment Together, the FPGA design in main operational and configuration module and corresponding drive code set can be reconfigured and load;Software without Line electricity transceiver module completes frequency and penetrates segment data input, output and signal transformation function;Main operational and configuration module pass through high speed Communication bus is connected to host computer, and software radio modules can use high speed serialization according to data bandwidth difference with AD/DA module Bus or parallel data bus line are connected to main operational module and configuration module;Corresponding to unlike signal and application scenarios have Different signal conditioning modules, these signal conditioning modules are connected to core calculations and configuration module by standard serial bus;
Large-scale programming device is used to realize that data processing algorithm is according to tool in interface mode and module to intermodule The method that the testing requirement of body is reloaded, the main operational and configuration module have the FPGA of enough capacity various to accommodate The control interface unit of design logic under different testing requirements, the software radio transceiver module and AD/DA module is also adopted With FPGA, user can redesign the logic in FPGA according to testing requirement, and download in FPGA, to change mould The algorithm of data processing in the agreement and module of interblock interface;
Used on software embedded system with by the feature operation interface encapsulation of the relevant hardware resource of fc-specific test FC task for The method of driving, wherein embedded system is that run in the operation and configuration module of core is Embedded operating system; The relevant hardware resource of fc-specific test FC task is the specific hardware design for realizing a certain class testing task, including data in FPGA It generates and data receiving processing circuit, the interface circuit with AD/DA module, the interface circuit of software radio transceiver module is believed The interface circuit of number conditioning module, the direct interface circuit of FPGA and product to be tested;It is described by the relevant hardware of fc-specific test FC task Resource application function interface encapsulation is that the method for driving refers to that realizing that the manipulation of hardware design function operates all is by hardware The function modeling that hardware completes fc-specific test FC task is logically a kind of tool method come what is completed by register read-write, and Tool method realizes that code is write in the operation based on register required for function thus, and is embedded by these code wraps The driving of instrument under operating system;
On the basis of the hardware and software platform constituted based on aforementioned software and hardware method, for the need of the production test for electronic product Ask, building for different test assignments can heavily loaded instrument design library, realized in such a way that software re-defines system configuration The method of expansible flexibility testing system;Wherein, can the design library of heavily loaded instrument refer to operation and configuration module based on core Software and hardware architecture, the FPGA hardware design IP for the various particular test functionalities of realization developed and it is corresponding operate in it is embedded The design IP of software-driven and software radio transceiver module and AD/DA module in operating system;It is this to operate in core Design of hardware and software in operation and configuration module is in other modules such as software radio transceiver module, AD/DA module or signal tune Particular test functionality can be realized under the cooperation of module by managing, so these designs may be considered and realize fc-specific test FC task Instrument;Under the constraint of FPGA and the capacity of the program internal memory of main operational configuration module, main operational and configuration module FPGA and program memory bank can configure IP and the driving of a variety of instrument, and both the test function of a variety of instrument may be implemented in a system Can, and the function of every kind of instrument is distributed across in modules, multiple instrument functions can be shared same under same module Hardware resource;The mode that flexibility testing system is realized in such a way that software re-defines system configuration refers to that host computer can be with System configuration is defined by system configuration file and is recompilated, and the IP of particular meter is downloaded into main operational configuration mould The FPGA of block downloads to the driving of instrument in the local non-volatile recording medium of main operational configuration module;When main operational and match When setting the IP for having downloaded multiple instrument in module and driving, with closing AD/DA module, external software radio transceiver module, And signal conditioning module just constitutes a test macro, and the function of this test macro can be generalized machine more according to test The difference of task is redefined by way of reloading, and realizes the flexibility of system;The expansible test macro is Refer to that test macro is constructed with the operation and configuration module of core as system and core, and the core of multiple test macros is transported Calculation and configuration module can be connected by the bus of extension, and the sharing of the data between realization system is synchronous with event, And this multiple system can share a host computer, realize the extension of system testing ability.
The data processing and function control layer are realized by FPGA and CPU.
The software radio transceiver module uses high intermediate frequency, and Digital up and down convert, the module are used between intermediate frequency and base band Inside there are modulation and demodulation of the DSP for base band data, AD/DA module uses multichannel different bandwidth.
The signal conditioning module is constructed using MCU and peripheral circuit, passes through standard serial bus 12C or IEE488 It is connected to main operational and configuration module.
It is connected between the signal conditioning module by signal bus, communication protocol is standard agreement or customized parallel Agreement.
It should be noted that the group that the test macro refers to realize the software and hardware resource of specific test assignment It closes, generally includes computer, instrument, operating system, instrument drive and test application program;The production test of the electronic product Refer in the manufacturing process of electronic product, it is usually real for the test that the function of electronics semi-finished product or finished product is verified Existing mode is to be applied pumping signal using test fixture by edge connector or test point, observed the response of product to be tested Whether the function to determine product is normal;The flexibility testing system refers to, without replacement or seldom more switching test system Test instrumentation class hardware module, it is only necessary to replace test fixture, the side configured by software definition test macro software and hardware resources Method realizes reconfiguring for test macro instrument function, to realize the switching of system testing task, reaches with same a set of Test the purpose of hardware resource test different product.
As preferred embodiment, the main operational and configuration module use the SOC chip of Z7000.
Z7000 is a SOC that ARM operation framework and FPGA combine together, and is provided between FPGA and CPU Piece in seamless connection, high performance operation and control may be implemented.Z7000 is that core carrys out structure for main operational and configuration module Build, Z7000 is upper can to run Linux embedded system, Z7000 its pass through USB or Ethernet interface and host computer phase intercommunication Letter, the included analog channel of Z7000 chip and standard communication bus are drawn after buffering isolation protective circuit by terminal; The available IO of FPGA in Z7000 piece is open to user also by high-performance terminal after isolation circuit, is mainly used for real-time More demanding digital test or testing and control, such as the test of digital video port;Module is other than FPGA in piece, also Spread F PGA, spread F PGA and ARM and between be connected by high-speed bus, the IO of spread F PGA is drawn out to height after buffering On density terminals, according to the difference of the application, the FPGA of extension can be configured as the data coprocessor of high speed, or abundant Control and communication interface, to link control software radio transceiver module, AD/DA module so that some complexity signal tune Manage module;Certain spread F PGA, which also can be configured as both data processing and Communications Control Interface, to have both at the same time.
Software radio transceiver module according to product wireless channel working frequency points difference to be measured is divided into 6G hereinafter, 30 G, and Tri- kinds of models of 80G, module use the scheme of high intermediate frequency, and Digital up and down convert is used between intermediate frequency and base band;There is DSP to be used in module The modulation and demodulation of base band data.FPGA is used at the high speed of the interface between the operation configuration module of core and data flow Reason.
AD/DA module is used for the analog signal ability of expansion system to make up the analog channel ability that Z7000 itself is carried Deficiency, resource is as follows in AD/DA module:
(1) FPGA be used for data processing, the control of channel and AD/DA and with the operation of core and the communication of configuration module.
(2) dsp chip is to enhance the processing capacities of the data of module.
ADC channel adds up to 84 channels:
A. 16 Bit ADC two panels of 2M rate, every front end 1:16 multiselect switch
B. 20 M rate, 16 bit ADC 4, every front end 1:8 multiselect switch
B. 12 bit ADC two panels of 125M, front end 1:8 multiselect switch
C. 500 M, 8 bit ADC is a piece of, front end 1:4 multiselect switch
The channel DAC has 48
A. 16 channel, 16 bit precision DC DAC
B. 16 channel, 16 bit 200K SPS DAC
C. 16 channel, 16 bit 1.5M SPS DAC
D. 16 channel, 14 bit, 125 M SPS DAC
There are the channel resource of enough ADC and DAC in AD/DA module, while having expansible DRAM card slot in extending Deposit space.There is optional dsp chip also on plate simultaneously to enhance the processing capacity of the data of module.
Signal conditioning module is constructed using the MCU of low cost, usually utilizes Flash and included AD/DA in the piece of MCU Repertoire can be fully completed.The conversion of signal conditioning module input/output interface has following three form
1) from simulation to simulation, such situation corresponds to the test situation that signal bandwidth is wider or required precision is relatively high, MCU is used to control the amplification factor of the switching of signal and the signal of prime.
2) from analog to digital, at this time using ADC or DAC on MCU, some simple measurements can be by module local complete At, and result is reported by bus.
3) from number to number, mainly play the role of signal level conversion and signal switching.
Due to the main operational and configuration module of the present embodiment, software radio transceiver module, AD/DA module has FPGA, therefore their function and communication protocol to each other can be redefined, and the signal condition mould of low cost Block is due to being mounted in test fixture, and when production line production product category changes when thread-changing, test fixture is generally required Replacement, only needs the type according to signal conditioning module in new fixture at this time, reconfigures the logical of sample of signal or output The Processing Algorithm in road and signal, the driving under IP and Linux including FPGA, so that it may reach defining by software The purpose for reconstructing test macro function, realizes the flexibility of test macro.
The above description is merely a specific embodiment, but scope of protection of the present invention is not limited thereto, any Those familiar with the art in the technical scope disclosed by the present invention, can easily think of the change or the replacement, and should all contain Lid is within protection scope of the present invention.Therefore, protection scope of the present invention should be based on the protection scope of the described claims.

Claims (7)

1. a kind of implementation method of the flexibility testing system for electronic product production test characterized by comprising
The method that hardware realization functional plane is layered the instrument function for test, test instrumentation hardware resource is in logic On be divided into display control layer, data processing and function control layer, data input and output and signal conversion coating and signal condition layer;
Wherein, the display control layer is used for the display and man-machine interactive operation of test result;
The data processing and function control layer are analyzed for realizing the data for generating and responding for the excited data of measurement to be surveyed The control of amount and test process;
The data input, output and signal conversion coating are used for conversion and input of the pumping signal of output from data to signal The sampling of response signal and the pretreatment of response signal data;
The signal condition layer is used to improve excitation or corresponding signal in order to which data input, output and signal convert Layer is handled;
The instrument function that electronic product completes a certain item fc-specific test FC is distributed in each layer, by one in the design function of each layer Partial function is combined, and realizes the complete instrument function for being directed to a certain class testing;
The logic of each functional hierarchy of instrument is distributed in the modular method on each physical module by hardware realization physical layer, Including host computer, the main operational of internal setting FPGA and configuration module, software radio transceiver module, simulation AD/DA module And signal conditioning module;
Wherein, host computer completes the function of the display control layer, and main operational and configuration module complete data control and function The function of control layer, the main operational and configuration module receive the instruction or test program that host computer transmits, and control coordination Software radio transceiver module, simulation AD/DA module and signal conditioning module realize test assignment, are used for non-industry standard agreement Digital signal test excitation and accordingly also completed by main operational and configuration module, and not according to test assignment Together, the FPGA design in main operational and configuration module and corresponding drive code set can be reconfigured and load;Software without Line electricity transceiver module completes frequency and penetrates segment data input, output and signal transformation function;Main operational and configuration module pass through high speed Communication bus is connected to host computer, and software radio modules can use high speed serialization according to data bandwidth difference with AD/DA module Bus or parallel data bus line are connected to main operational module and configuration module;Corresponding to unlike signal and application scenarios have Different signal conditioning modules, these signal conditioning modules are connected to core calculations and configuration module by standard serial bus;
Large-scale programming device is used to realize that data processing algorithm is according to tool in interface mode and module to intermodule The method that the testing requirement of body is reloaded, the main operational and configuration module have the FPGA of enough capacity various to accommodate The control interface unit of design logic under different testing requirements, the software radio transceiver module and AD/DA module is also adopted With FPGA, user can redesign the logic in FPGA according to testing requirement, and download in FPGA, to change mould The algorithm of data processing in the agreement and module of interblock interface;
Used on software embedded system with by the feature operation interface encapsulation of the relevant hardware resource of fc-specific test FC task for The method of driving, wherein embedded system is that run in the operation and configuration module of core is Embedded operating system; The relevant hardware resource of fc-specific test FC task is the specific hardware design for realizing a certain class testing task, including data in FPGA It generates and data receiving processing circuit, the interface circuit with AD/DA module, the interface circuit of software radio transceiver module is believed The interface circuit of number conditioning module, the direct interface circuit of FPGA and product to be tested;It is described by the relevant hardware of fc-specific test FC task Resource application function interface encapsulation is that the method for driving refers to that realizing that the manipulation of hardware design function operates all is by hardware The function modeling that hardware completes fc-specific test FC task is logically a kind of tool method come what is completed by register read-write, and Tool method realizes that code is write in the operation based on register required for function thus, and is embedded by these code wraps The driving of instrument under operating system;
On the basis of the hardware and software platform constituted based on aforementioned software and hardware method, for the need of the production test for electronic product Ask, building for different test assignments can heavily loaded instrument design library, realized in such a way that software re-defines system configuration The method of expansible flexibility testing system;Wherein, can the design library of heavily loaded instrument refer to operation and configuration module based on core Software and hardware architecture, the FPGA hardware design IP for the various particular test functionalities of realization developed and it is corresponding operate in it is embedded The design IP of software-driven and software radio transceiver module and AD/DA module in operating system;It is this to operate in core Design of hardware and software in operation and configuration module is in other modules such as software radio transceiver module, AD/DA module or signal tune Particular test functionality can be realized under the cooperation of module by managing, so these designs may be considered and realize fc-specific test FC task Instrument;Under the constraint of FPGA and the capacity of the program internal memory of main operational configuration module, main operational and configuration module FPGA and program memory bank can configure IP and the driving of a variety of instrument, and both the test function of a variety of instrument may be implemented in a system Can, and the function of every kind of instrument is distributed across in modules, multiple instrument functions can be shared same under same module Hardware resource;The mode that flexibility testing system is realized in such a way that software re-defines system configuration refers to that host computer can be with System configuration is defined by system configuration file and is recompilated, and the IP of particular meter is downloaded into main operational configuration mould The FPGA of block downloads to the driving of instrument in the local non-volatile recording medium of main operational configuration module;When main operational and match When setting the IP for having downloaded multiple instrument in module and driving, with closing AD/DA module, external software radio transceiver module, And signal conditioning module just constitutes a test macro, and the function of this test macro can be generalized machine more according to test The difference of task is redefined by way of reloading, and realizes the flexibility of system;The expansible test macro is Refer to that test macro is constructed with the operation and configuration module of core as system and core, and the core of multiple test macros is transported Calculation and configuration module can be connected by the bus of extension, and the sharing of the data between realization system is synchronous with event, And this multiple system can share a host computer, realize the extension of system testing ability.
2. a kind of implementation method of the flexibility testing system for electronic product production test according to claim 1, special Sign is that the data processing and function control layer are realized by FPGA and CPU.
3. a kind of implementation method of the flexibility testing system for electronic product production test according to claim 1, special Sign is that the signal conditioning module is constructed using MCU and peripheral circuit, passes through standard serial bus 12C or IEE488 It is connected to main operational and configuration module.
4. a kind of implementation method of the flexibility testing system for electronic product production test according to claim 3, special Sign is, is connected between the signal conditioning module by signal bus, and communication protocol is standard agreement or customized parallel Agreement.
5. a kind of implementation method of the flexibility testing system for electronic product production test according to claim 1, special Sign is, the main operational and configuration module use the SOC chip of Z7000.
6. a kind of implementation method of the flexibility testing system for electronic product production test according to claim 5, special Sign is that the Z7000 is in communication with each other by USB or Ethernet interface and host computer, the included analog channel of Z7000 chip and Standard communication bus is drawn after buffering isolation protective circuit by terminal;The available IO of FPGA in Z7000 piece is through isolation electricity It is open to user also by high-performance terminal behind road, it is used for the higher digital test of requirement of real-time or testing and control.
7. a kind of implementation method of the flexibility testing system for electronic product production test according to claim 1, special Sign is, the software radio transceiver module uses high intermediate frequency, uses Digital up and down convert between intermediate frequency and base band, in the module There are modulation and demodulation of the DSP for base band data, AD/DA module uses multichannel different bandwidth.
CN201810759396.6A 2018-07-11 2018-07-11 A kind of implementation method of the flexibility testing system for electronic product production test Pending CN108958821A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810759396.6A CN108958821A (en) 2018-07-11 2018-07-11 A kind of implementation method of the flexibility testing system for electronic product production test

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810759396.6A CN108958821A (en) 2018-07-11 2018-07-11 A kind of implementation method of the flexibility testing system for electronic product production test

Publications (1)

Publication Number Publication Date
CN108958821A true CN108958821A (en) 2018-12-07

Family

ID=64482898

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810759396.6A Pending CN108958821A (en) 2018-07-11 2018-07-11 A kind of implementation method of the flexibility testing system for electronic product production test

Country Status (1)

Country Link
CN (1) CN108958821A (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090100304A1 (en) * 2007-10-12 2009-04-16 Ping Li Hardware and Software Co-test Method for FPGA
CN103257910A (en) * 2013-04-26 2013-08-21 北京航空航天大学 LX I embedded type reconfigurable general test platform capable of being used for on-site test
CN104615042A (en) * 2014-12-26 2015-05-13 北京航天测控技术有限公司 PXIe bus based miniaturized multifunctional signal source device
CN105353242A (en) * 2015-11-13 2016-02-24 北京电子工程总体研究所 Differential test signal monitoring module and monitoring method used for missile automatic test
CN106645914A (en) * 2017-01-03 2017-05-10 哈尔滨工业大学 Ground test device of satellite information processing platform and control method of ground test device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090100304A1 (en) * 2007-10-12 2009-04-16 Ping Li Hardware and Software Co-test Method for FPGA
CN103257910A (en) * 2013-04-26 2013-08-21 北京航空航天大学 LX I embedded type reconfigurable general test platform capable of being used for on-site test
CN104615042A (en) * 2014-12-26 2015-05-13 北京航天测控技术有限公司 PXIe bus based miniaturized multifunctional signal source device
CN105353242A (en) * 2015-11-13 2016-02-24 北京电子工程总体研究所 Differential test signal monitoring module and monitoring method used for missile automatic test
CN106645914A (en) * 2017-01-03 2017-05-10 哈尔滨工业大学 Ground test device of satellite information processing platform and control method of ground test device

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
李敏,陈兴文: "基于FPGA实现高精度A/D转换电路设计", 《微计算机信息》 *
谢作全,康超,王宇: "一种全双工射频收发系统的设计与实现", 《电脑与电信》 *
黄森 等: "基于FPGA的智能仪表的设计与实现", 《工业仪表与自动化装置》 *

Similar Documents

Publication Publication Date Title
CN104504975B (en) Portable comprehensive electronic experiment bed based on field programmable gate array
CN100585422C (en) Be used for modular test system is carried out method of emulation and system
CN101403789B (en) Standard verification apparatus of high-voltage three-phase combined transformer
Spiliopoulos et al. Introducing DVFS-management in a full-system simulator
CN107290646A (en) The automatically testing platform and method of testing of high-speed ADC chip
CN103019744B (en) The construction method of Radar Signal Processing module library based on calculating middleware and application
CN104375805A (en) Method for simulating parallel computation process of reconfigurable processor through multi-core processor
CN102136970A (en) LXI-based parallel multi-channel reconfigurable instrument
US10009031B2 (en) Data processing device and control method therefor
CN118052196A (en) Chip verification test method and device based on UVM and electronic equipment
CN103901402A (en) Reconstructed FPGA radar digital signal processing assembly and reconstructed FPGA radar digital signal processing method
CN205079789U (en) Aviation test platform equipment
CN206431614U (en) A kind of USB interface-based general-purpose built-in type system test platform
CN108958821A (en) A kind of implementation method of the flexibility testing system for electronic product production test
Guo et al. A SPI interface module verification method based on UVM
CN211264298U (en) PLL chip configuration test system based on host computer
CN102540958B (en) 64-Bit block insulation digital I/O (Input/Output) module on basis of PXI (Peripheral Component Interconnect) bus
CN201311489Y (en) Standard detection device for high-voltage three-phase combined transformer
CN202975317U (en) Reconstructed FPGA radar digital signal processing assembly
Odagiri et al. Integration of PLC with EPICS IOC for SuperKEKB control system
CN110347471A (en) Hierarchical display component system, display component calling method and device
Zheng et al. The methods of FPGA software verification
Guddanti et al. Better data structures for co-simulation of distribution system with gridlab-d and python
US20170184665A1 (en) Dynamically configurable shared scan clock channel architecture
CN105808405B (en) A kind of high-performance pipeline ADC frequency domain parameter assessment system based on SoPC

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20181207

WD01 Invention patent application deemed withdrawn after publication