CN108648711A - A kind of array substrate, display panel and display device - Google Patents
A kind of array substrate, display panel and display device Download PDFInfo
- Publication number
- CN108648711A CN108648711A CN201810586320.8A CN201810586320A CN108648711A CN 108648711 A CN108648711 A CN 108648711A CN 201810586320 A CN201810586320 A CN 201810586320A CN 108648711 A CN108648711 A CN 108648711A
- Authority
- CN
- China
- Prior art keywords
- display
- transistor
- clock signal
- shift register
- fingerprint
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
- G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
- G06V40/10—Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
- G06V40/12—Fingerprints or palmprints
Abstract
The invention discloses a kind of array substrates, display panel and display device, by will show that the part of gate driving circuit shows that shift register is multiplexed with multiplexing shift register, with the display initial signal for including according to display clock signal in display sweep phase, display is opened under the control of clock signal and display output clock signal, show that shift register output shows scanning signal, and the fingerprint initial signal in the finger scan stage including according to fingerprint clock signal, fingerprint is opened under the control of clock signal and fingerprint output clock signal, it is multiplexed shift register output finger scan signal, and then display device is made to complete to show the function with fingerprint recognition, avoid the problem that the frame region in display device increases excessive fingerprint driving circuit and occurs increasing the border width of display device, meet the development trend of narrow frame；The influence for reducing the distribution to showing gate driving circuit simultaneously, reduces the influence to the display effect of display device, ensures that display effect is high.
Description
Technical field
The present invention relates to display technology fields, more specifically, are related to a kind of array substrate, display panel and display dress
It sets.
Background technology
The fingerprint of human body has uniqueness and invariance, so that the security performance of fingerprint recognition is stronger, simultaneously because
Its is easy to operate, therefore is widely used in every field, for example, display technology field.In display technology field, with
For mobile phone, when the operations such as some specific application program of mobile phone are unlocked or opened to mobile phone, fingerprint can be passed through
It identifies to complete.But fingerprint recognition needs to increase the fingerprint driving circuit of corresponding fingerprint induction electrode, in the prior art,
The fingerprint driving circuit is set in the frame region of display device.But the frame region of display device is additionally provided with
Gate driving circuit for driving display, and then fingerprint driving circuit is set to the mode of the frame region of display device,
The width that the frame of display device will not only be will increase, does not meet the development trend of narrow frame, while also to gate driving circuit
Distribution impact, and then the display effect of display device may be influenced.
Invention content
In view of this, the present invention provides a kind of array substrate, display panel and display device, by that will show that grid drives
The part of dynamic circuit shows that shift register is multiplexed with multiplexing shift register, to be posted in display sweep phase control display displacement
Storage output shows scanning signal, and is multiplexed shift register output finger scan signal in finger scan stage control, in turn
So that display device is completed the function of display and fingerprint recognition, the frame region in display device is avoided to increase excessive fingerprint driving
Circuit and occur increase display device border width the problem of, meet the development trend of narrow frame；Reduce simultaneously to showing grid
The influence of the distribution of pole driving circuit reduces the influence to the display effect of display device, ensures that display effect is high.
To achieve the above object, technical solution provided by the invention is as follows：
A kind of array substrate, the array substrate include：Display area and the frame region for surrounding the display area；
The display area is provided with multi-levels display scan line and multistage finger scan line；
The frame region is provided with display gate driving circuit, and the display gate driving circuit includes that multiple displays move
Bit register, the multiple display shift register include multiple multiplexing shift registers, the display shift register and institute
It states display scan line to correspond, the multiplexing shift register is corresponded with the finger scan line；
Wherein, the display shift register is used for the control in display sweep phase according to display clock signal, and defeated
Go out to show scanning signal to the display scan line；And the multiplexing shift register be used for the finger scan stage according to
The control of fingerprint clock signal, and finger scan signal is exported to the finger scan line；
Wherein, the display clock signal includes display initial signal, display unlatching clock signal and display output clock
Signal, the finger scan signal includes fingerprint initial signal, fingerprint opens clock signal and fingerprint exports clock signal；
In the display sweep phase, the input control of the display shift register is terminated opens clock into the display
Signal, and in the case where the control of clock signal is opened in the display, make the described of the input terminal access of the display shift register
Display initial signal is transmitted in it, and the display shift register starts operation, then with reference to the display shift register
The display of output control terminal access exports clock signal, and the output end of the display shift register is made to export the display scanning
Signal；
And in the finger scan stage, the input control of the multiplexing shift register is terminated to be opened into the fingerprint
Clock signal is opened, and under the control that the fingerprint opens clock signal, makes the input terminal access of the multiplexing shift register
The fingerprint initial signal transmit in it, the multiplexing shift register starts operation, then shifts and posts with reference to the multiplexing
The fingerprint of the output control terminal access of storage exports clock signal, and the output end of the multiplexing shift register is made to export the finger
Line scanning signal.
Correspondingly, the present invention also provides a kind of display panel, the display panel includes above-mentioned array substrate.
Correspondingly, the present invention also provides a kind of display device, the display device includes above-mentioned display panel.
Compared to the prior art, technical solution provided by the invention has at least the following advantages：
The present invention provides a kind of array substrate, display panel and display devices, by that will show gate driving circuit
Part shows that shift register is multiplexed with multiplexing shift register, to include according to display clock signal in display sweep phase
It shows under the control that initial signal, display open clock signal and display output clock signal, display shift register output is aobvious
Show scanning signal, and the fingerprint initial signal that includes according to fingerprint clock signal in the finger scan stage, fingerprint open clock letter
Number and the control of fingerprint output clock signal under, be multiplexed shift register output finger scan signal, and then keep display device complete
At the function of display and fingerprint recognition, the frame region in display device is avoided to increase excessive fingerprint driving circuit and increase
The problem of border width of big display device, meet the development trend of narrow frame；Reduce simultaneously to display gate driving circuit
The influence of distribution reduces the influence to the display effect of display device, ensures that display effect is high.
Description of the drawings
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technology description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
The embodiment of invention for those of ordinary skill in the art without creative efforts, can also basis
The attached drawing of offer obtains other attached drawings.
Fig. 1 is a kind of structural schematic diagram of array substrate provided by the embodiments of the present application；
Fig. 2 is a kind of attachment structure schematic diagram of multiplexing shift register provided by the embodiments of the present application；
Fig. 3 is a kind of structural schematic diagram of clock selector provided by the embodiments of the present application；
Fig. 4 is the structural schematic diagram of another clock selector provided by the embodiments of the present application；
Fig. 5 is the structural schematic diagram of another clock selector provided by the embodiments of the present application；
Fig. 6 is the structural schematic diagram of another clock selector provided by the embodiments of the present application；
Fig. 7 is the structural schematic diagram of another clock selector provided by the embodiments of the present application；
Fig. 8 is the structural schematic diagram of another clock selector provided by the embodiments of the present application；
Fig. 9 is that the connection structure of a kind of multiplexing shift register and clock selector provided by the embodiments of the present application is illustrated
Figure；
Figure 10 is that the connection structure of another multiplexing shift register and clock selector provided by the embodiments of the present application is shown
It is intended to；
Figure 11 is a kind of structural schematic diagram of display device provided by the embodiments of the present application.
Specific implementation mode
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation describes, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts every other
Embodiment shall fall within the protection scope of the present invention.
As described in background, fingerprint recognition needs to increase the fingerprint driving circuit of corresponding fingerprint induction electrode, existing
Have in technology, the fingerprint driving circuit is set in the frame region of display device.But the frame region of display device
It is additionally provided with the gate driving circuit for driving display, and then fingerprint driving circuit is set to the frame region of display device
Mode, will not only will increase the width of the frame of display device, do not meet the development trend of narrow frame, while can also be to grid
The distribution of pole driving circuit impacts, and the display effect of display device may be influenced to this.
Based on this, the embodiment of the present application provides a kind of array substrate, display panel and display device, by that will show grid
The part of pole driving circuit shows that shift register is multiplexed with multiplexing shift register, to be moved in display sweep phase control display
Bit register output shows scanning signal, and is multiplexed shift register output finger scan signal in finger scan stage control,
And then display device is made to complete the function of display and fingerprint recognition, avoid the frame region in display device from increasing excessive fingerprint
Driving circuit and occur increase display device border width the problem of, meet the development trend of narrow frame；Reduce simultaneously to aobvious
Show the influence of the distribution of gate driving circuit, reduce the influence to the display effect of display device, ensures that display effect is high.For reality
Existing above-mentioned purpose, technical solution provided by the embodiments of the present application is as follows, specifically Fig. 1 to Figure 11 is combined to provide the embodiment of the present application
Technical solution be described in detail.
Refering to what is shown in Fig. 1, being a kind of structural schematic diagram of array substrate provided by the embodiments of the present application, wherein the battle array
Row substrate includes：
Display area 1 and the frame region 2 for surrounding the display area 1；
The display area 1 is provided with multi-levels display scan line 210 and multistage finger scan line 220；
The frame region 2 is provided with display gate driving circuit, and the display gate driving circuit includes multiple displays
Shift register 110, the multiple display shift register 110 include multiple multiplexing shift registers 120, the display displacement
Register 110 is corresponded with the display scan line 210, the multiplexing shift register 120 and the finger scan line 220
It corresponds；
Wherein, the display shift register 110 is used for the control in display sweep phase according to display clock signal, and
Output shows scanning signal to the display scan line 210；And the multiplexing shift register 120 is used in finger scan
Stage exports finger scan signal to the finger scan line 220 according to the control of fingerprint clock signal；
Wherein, the display clock signal includes display initial signal STV1, clock signal CK1 is opened in display and display is defeated
Go out clock signal CKV1, the finger scan signal includes fingerprint initial signal STV2, fingerprint unlatching clock signal CK2 and fingerprint
Export clock signal CKV2；
In the display sweep phase, the input control of the display shift register 110 is terminated opens into the display
Clock signal CK1, and in the case where the control of clock signal CK1 is opened in the display, make the input of the display shift register 110
The display initial signal STV1 terminated is transmitted in it, and the display shift register 110 starts operation, then refers to institute
The display output clock signal CKV1 for stating the output control terminal access of display shift register 110, makes the display shift LD
The output end of device 110 exports the display scanning signal；
And in the finger scan stage, the input control of the multiplexing shift register 120 is terminated into the fingerprint
Clock signal CK2 is opened, and under the control that the fingerprint opens clock signal CK2, makes the multiplexing shift register 120
The fingerprint initial signal STV2 of input terminal access is transmitted in it, and the multiplexing shift register 120 starts operation, then joins
The fingerprint output clock signal CKV2 for examining the output control terminal access of the multiplexing shift register 120, makes the multiplexing shift
The output end of register 120 exports the finger scan signal.
It should be noted that display device provided by the embodiments of the present application includes multirow pixel unit, per one-row pixels
Unit is connected with a display scan line, aobvious by being transmitted to when needing the one-row pixels unit to display device to be scanned
Show that the display scanning signal in scan line is scanned the row pixel unit；And it is provided by the embodiments of the present application aobvious
Showing device further include have multiple fingerprint electrodes, and fingerprint electrode it is corresponding with finger scan line be connected, when need to fingerprint electrode into
When row scanning, fingerprint electrode is scanned by the finger scan signal being transmitted on finger scan line.And this Shen
Please embodiment provide fingerprint identification region can be display device a certain region of fixation, in addition, fingerprint identification region may be used also
Think the full frame fingerprint recognition of display device, this application is not particularly limited.
In one embodiment of the application, all display shift registers of display gate driving circuit provided by the present application can
With positioned at the same side of array substrate, and it can be the side on the extending direction of display scan line；Alternatively, in order to increase display
The wiring space of gate driving circuit can will show that all display shift registers of gate driving circuit are divided into two groups of difference
It is set to the opposite sides of array substrate, and can be the opposite sides on the extending direction of display scan line, meanwhile, Suo Youfu
The side of array substrate can be may be contained with shift register or all multiplexing shift registers are equally divided into two groups and set respectively
It is placed in the opposite sides of array substrate, this application is not particularly limited.
In one embodiment of the application, it is located at mutual grade between all display shift registers of array substrate the same side
Connection, wherein in the display gate driving circuit provided by the present application in the adjacent two cascade display shift register, on
Show that the display scanning signal of shift register output is to show the described of shift register described in next stage described in level-one
Show initial signal.Wherein, the first order shows that the display initial signal of shift register access is what outer signals end provided.
Technical solution provided by the embodiments of the present application, carries out display driving by the way of timesharing driving and fingerprint recognition is driven
It is dynamic, as after all display shift registers for including to display gate driving circuit carry out display driving, to all
It is multiplexed shift register and carries out fingerprint recognition driving；Also that is, after display device one frame picture of completion is shown, fingerprint knowledge is carried out
It does not drive, avoids the occurrence of the case where carrying out fingerprint recognition driving during frame picture display driving so that fingerprint recognition is driven
The dynamic time is more sufficient.In the application other embodiment, the timesharing driving of other modes can also be used to complete display and driven
The driving of dynamic and fingerprint recognition, such as during the display of a frame picture drives, the carry out fingerprint recognition driving that can be spaced, to this
The application does not make specifically, to need specifically to be designed according to practical application.
Technical solution provided by the embodiments of the present application, due to being shifted to multiplexing in display sweep phase and finger scan stage
The clock signal of register driving is different, so setting shows that clock signal and fingerprint clock signal respectively shift multiplexing
Register carries out display scan control and finger scan control, i.e., is shown according to what display clock signal included in display sweep phase
Show under the control that initial signal, display open clock signal and display output clock signal, display shift register output is shown
Scanning signal, and fingerprint initial signal, the fingerprint unlatching clock signal for including according to fingerprint clock signal in the finger scan stage
Under the control for exporting clock signal with fingerprint, it is multiplexed shift register output finger scan signal, display device is made to complete display
With the function of fingerprint recognition.And pulse of the embodiment of the present application for signal level and clock signal in display clock signal,
And the pulse of signal level and clock signal in fingerprint clock signal is not specifically limited, it needs to be carried out according to practical application
Specific design.
As shown in the above, technical solution provided by the embodiments of the present application, by the portion that will show gate driving circuit
Divide display shift register to be multiplexed with multiplexing shift register, avoids the frame region in display device from increasing excessive fingerprint and drive
It moves circuit and the problem of increasing the border width of display device occurs, meet the development trend of narrow frame；Reduce simultaneously to display
The influence of the distribution of gate driving circuit reduces the influence to the display effect of display device, ensures that display effect is high.
In one embodiment of the application, sequential is shown to multiplexing shift register transmission in display sweep phase in order to realize
Signal, and the finger scan stage to be multiplexed shift register transmission fingerprint clock signal, can with setting signal select structure with
It is multiplexed shift register to be connected, refering to what is shown in Fig. 2, for a kind of connection knot of multiplexing shift register provided by the embodiments of the present application
Structure schematic diagram, wherein each multiplexing shift register 120 has been correspondingly connected with：
Input unit 310, the selection input unit 310 is selected to access the display initial signal STV1 and the fingerprint
Initial signal STV2, the selection input unit 310 are used to select the display initial signal in the display sweep phase
STV1 is transmitted to the input terminal of the multiplexing shift register 120, and, the selection input unit 310 is used in the finger
Line sweep phase selects the fingerprint initial signal STV2 to be transmitted to the input terminal for being multiplexed shift register 120；
Input control unit 320, the selection input control unit 320 is selected to access the display and open clock signal
CK1 and the fingerprint open clock signal CK2, and the selection input control unit 320 is used to select in the display sweep phase
It selects the display and opens the input control end that clock signal CK1 is transmitted to the multiplexing shift register 120, and, the choosing
It is described for selecting the fingerprint unlatching clock signal CK2 to be transmitted in the finger scan stage to select input control unit 320
It is multiplexed the input control end of shift register 120；
Output control unit 330, the selection output control unit 330 is selected to access the display output clock signal
CKV1 and the fingerprint export clock signal CKV2, and the selection output control unit 330 is used in the display sweep phase
The display output clock signal CKV1 is selected to be transmitted to the output control terminal of the multiplexing shift register 120, and, it is described
Selection output control unit 330 is used to select the fingerprint output clock signal CKV2 to be transmitted to institute in the finger scan stage
State the output control terminal of multiplexing shift register 120；
And selection output unit 340, the selection output unit 340 access the defeated of the multiplexing shift register 120
Outlet, and the selection output unit 340 includes a display output port and a fingerprint output port, the display output port
It is connect with corresponding display scan line 210, the fingerprint output port is connect with corresponding finger scan line 220, wherein the selection
Output unit 340 is used to show sweep phase by the output end of the multiplexing shift register 120 and the display output end
Mouthful it is connected, and, the selection output unit 340 is used for the multiplexing shift register 120 in the finger scan stage
Output end is connected with the fingerprint output port.
It should be understood that technical solution provided by the embodiments of the present application, by selecting input unit, selection input control list
Member, selection output control unit and selection output end member are connected with the corresponding port for being multiplexed shift register, and then are swept in display
Retouching the stage will show that clock signal is transmitted to multiplexing shift register and controls, and, when the finger scan stage is by fingerprint
Sequential signal is transmitted to multiplexing shift register and is controlled, to respectively reach the purpose of display scanning and fingerprint recognition.
In one embodiment of the application, the selection input unit provided by the present application, the selection input control unit,
The selection output control unit and the selection output unit all can be clock selectors.
Several specific clock selectors provided by the embodiments of the present application are described in detail in conjunction with following drawings.With reference to
It is a kind of structural schematic diagram of clock selector provided by the embodiments of the present application shown in Fig. 3, it is provided by the embodiments of the present application described
Select input unit, the selection input control unit and the selection output control unit including the first transistor M1 and the
Two-transistor M2；
The first end of the first transistor M1 is first input end, and the first end of the second transistor M2 is second defeated
Entering end, the second end of the second end of the first transistor M1 and the second transistor M2 is connected to output end, and described first
The grid access fingerprint of the grid access display control clock signal clk 1 of transistor M1, the second transistor M2 controls clock
Signal CLK2.
It should be understood that selection input unit provided by the embodiments of the present application, selection input control unit and selection output
Control unit is required to one signal of selection output in two signals being respectively connected to, so, it is provided by the embodiments of the present application
The effect of the first transistor first end and the first end of second transistor as two input terminals being separated from each other, and first is brilliant
The second end of body pipe is connected with the second end of second transistor and as the effect of output end；Meanwhile the grid of the first transistor
It is separately connected respective control clock signal with the grid of second transistor, to reach in display sweep phase control first
Transistor turns and the cut-off of control second transistor and be connected in finger scan stage control second transistor and to control first brilliant
The purpose of body pipe cut-off, is finally reached and is respectively connected to two signals and then selects to export the purpose of one of signal.
And refering to what is shown in Fig. 4, it is the structural schematic diagram of another clock selector provided by the embodiments of the present application, originally
Apply for that the selection output unit that embodiment provides includes third transistor M3 and the 4th transistor M4；
The first end of the first end of the third transistor M3 and the 4th transistor M4 are connected to input terminal, and described the
The second end of three transistor M3 is the first output end, and the second end of the 4th transistor M4 is second output terminal, the third
The grid of transistor M3 accesses the display control clock signal clk 1, and the grid of the 4th transistor M4 accesses the fingerprint
Control clock signal clk 2.
It should be understood that selection output unit provided by the embodiments of the present application needs to access a signal then end at two
Selection a port output in mouthful, so, the second end of third transistor provided by the embodiments of the present application and the 4th transistor
Effect of the second end as two output ends being separated from each other, and the first of the first end of third transistor and the 4th transistor
End be connected and as the effect of input terminal；Meanwhile the grid of the grid of third transistor and the 4th transistor is separately connected respectively
Corresponding control clock signal is showing that sweep phase control third transistor is connected and the 4th transistor of control is cut to reach
Only and in the 4th transistor turns of finger scan stage control and the purpose of control third transistor cut-off, it is finally reached access
One signal then selects the purpose that a port exports.
It should be noted that for Fig. 3 and clock selector shown in Fig. 4, the embodiment of the present application for offer first
Transistor, second transistor, third transistor and the 4th transistor type be not specifically limited, can be N-type transistor,
Can also be P-type transistor, it is only necessary to which meet above-mentioned each selecting unit outputs and inputs function.
It further, can be by the first transistor, second transistor, third for the ease of the making of transistor and control
The type of transistor and the 4th transistor carries out default rule design, wherein the first crystal provided by the embodiments of the present application
Pipe and the third transistor are P-type transistor or are N-type transistor；
And the second transistor and the 4th transistor are P-type transistor or are N-type transistor.
In one embodiment of the application, line construction provided by the present application can also carry out default rule above-mentioned to transistor
Under the premise of rule design, it is further reduced signal port.Refering to what is shown in Fig. 5, being another clock provided by the embodiments of the present application
The structural schematic diagram of selector, Fig. 5 to be illustrated for the connection relation of the first transistor M1 and second transistor M2,
In, the transistor types of the first transistor M1 and the third transistor M3 provided by the embodiments of the present application, with described
When the transistor types of two-transistor M2 and the 4th transistor M4 are opposite, belong to the same selection input unit, described
Select the grid of the first transistor M1 of input control unit or the selection output control unit and second crystal
The grid of pipe M2 is connected to a clock signal terminal CLK, and belongs to the third transistor of the same selection output unit
The grid of grid and the 4th transistor be connected to a clock signal terminal.
It should be understood that refering to what is shown in Fig. 5, due to the first transistor M1 and second transistor M2 transistor types phase
Instead, as the first transistor M1 be N-type transistor, and second transistor M2 be P-type transistor, so, to the first transistor M1 control
The significant level for making conducting is opposite with the significant level to second transistor M2 control conductings so that the grid of the first transistor M1
It can be connected to the same clock signal terminal CLK with the grid of second transistor M2, clock signal terminal CLK scans rank in display
Significant level of the section output high level signal as display control clock signal clk 1, and the first transistor M1 conductings are controlled, together
When control second transistor M2 cut-off；And clock signal terminal CLK exports low level signal as fingerprint in the finger scan stage
The significant level of clock signal clk 2 is controlled, and controls second transistor M2 conductings, while controlling the first transistor M1 cut-offs, into
Without making the grid of the first transistor M1 and the grid of second transistor M2 be separately connected different clocks signal end, reach reduction
The purpose of signal end.Likewise, being equally applicable to for the opposite third transistor of transistor types and the 4th transistor above-mentioned
Principle reaches into without making the grid of third transistor and the grid of the 4th transistor be separately connected different clocks signal end
Reduce the purpose of the quantity of signal end.Further, the first transistor provided by the embodiments of the present application is connected with second transistor
Clock signal terminal, the clock signal terminal that can be connect with third transistor and the 4th transistor be same signal end, further
Reduce the quantity of signal end.
Alternatively, refering to what is shown in Fig. 6, being the structural schematic diagram of another clock selector provided by the embodiments of the present application, Fig. 6
To be illustrated for the connection relation of the first transistor M1 and second transistor M2, provided by the embodiments of the present application described first
The transistor types of transistor M1 and the third transistor M3, with the second transistor M2's and the 4th transistor M4
When transistor types are identical, belong to the same selection input unit, the selection input control unit or selection output
The first transistor M1 of control unit connect a phase inverter with the grid of any one transistor in the second transistor M2
After the output end of INV, the input terminal of phase inverter INV and the grid of another transistor are connected to a clock signal terminal CLK, and
Belong to the grid of the third transistor and any one transistor in the 4th transistor of the same selection output unit
After the output end for connecting a phase inverter, the input terminal of the phase inverter and the grid of another transistor are connected to a clock signal
End.
It should be understood that refering to what is shown in Fig. 6, due to the first transistor M1 and second transistor M2 transistor types phase
Together, if the first transistor M1 is N-type transistor, and second transistor M2 is similarly N-type transistor, so, to the first transistor
The significant level of M1 control conductings is identical as the significant level to second transistor M2 control conductings so that the first transistor M1's
The grid of grid and second transistor M2 cannot connect the same clock signal terminal simultaneously, avoid the first transistor and the second crystalline substance
Body pipe simultaneously turns on or ends, after the output end that a wherein transistor connects a phase inverter, the input terminal of phase inverter
Same clock signal terminal is connected with the grid of another transistor, when being connected with phase inverter INV2 such as second transistor M2, the clock
Significant levels of the signal end CLK in display sweep phase output high level signal as display control clock signal clk 1, and control
The first transistor M1 conductings processed, while the high level signal reverse phase is controlled the second crystal by phase inverter INV2 for low level signal
Pipe M2 cut-offs；And clock signal terminal CLK ends in finger scan stage output low level signal control the first transistor M1,
The low level signal reverse phase is controlled effective electricity of clock signal clk 2 by phase inverter INV for high level signal as fingerprint simultaneously
It is flat, and second transistor M2 conductings are controlled, into without making the grid of the grid of the first transistor and second transistor connect respectively
Different clocks signal end is connect, achievees the purpose that reduce signal end.Likewise, for the identical third transistor of transistor types and
4th transistor is equally applicable to above-mentioned principle, into without making the grid of third transistor and the grid difference of the 4th transistor
Different clocks signal end is connected, achievees the purpose that the quantity for reducing signal end.Further, provided by the embodiments of the present application
When one transistor and third transistor are all connected with respective phase inverter, or it is that second transistor and the 4th transistor connect
When connecing respective phase inverter, the first transistor and the corresponding clock signal terminal of second transistor can be with third transistor
Clock signal terminal corresponding with the 4th transistor is same signal end, is further reduced the quantity of signal end.
Refering to what is shown in Fig. 7, for the structural schematic diagram of another clock selector provided by the embodiments of the present application, the application is real
The selection input unit, the selection input control unit and the selection output control unit of example offer are applied including the
One N-type transistor MN1, the second N-type transistor MN2, the first P-type transistor MP1 and the second P-type transistor MP2；
The first end of the first N-type transistor MN1 and the first end of the first P-type transistor MP1 are connected to first
It is defeated that the first end of input terminal, the first end of the second N-type transistor MN2 and the second P-type transistor MP2 are connected to second
Enter end；The second end of the first N-type transistor MN1, the second end of the second N-type transistor MN2, first p-type are brilliant
The second end of body pipe MP1 and the second end of the second P-type transistor MP2 are connected to output end；First N-type transistor
The grid of the grid of MN1 and the second P-type transistor MP1 access display control clock signal clk 1, and second N-type is brilliant
The grid of the grid of body pipe MN2 and the first P-type transistor MP1 access fingerprint control clock signal clk 2.
It should be understood that refering to what is shown in Fig. 7, display control clock signal clk 1 and fingerprint control clock signal clk 2 are anti-
After the clock signal of phase, one can be exported to obtain by clock signal terminal in the two, and another is clock signal terminal output
It is obtained by inverter, in display sweep phase, display control clock signal clk 1 controls the first N for high level signal
Transistor npn npn MN1 conductings, while fingerprint control clock signal clk 2 controls the first P-type transistor MP1 for low level signal and leads
First input end that is logical, and then selecting the first end of the first N-type transistor MN1 to be connected with the first end of the first P-type transistor MP1
Signal output；And in the finger scan stage, display control clock signal clk 1 controls the second p-type for low level signal
Transistor MP2 conductings, while fingerprint control clock signal clk 2 controls the second N-type transistor MN2 conductings for high level signal,
The second input terminal that the first end of the second P-type transistor MP2 of selection is connected with the first end of the second N-type transistor MN2 in turn
Signal exports, and achievees the purpose that being respectively connected to two signals then selects the one of signal of output.
And refering to what is shown in Fig. 8, it is the structural schematic diagram of another clock selector provided by the embodiments of the present application, institute
It includes third N-type transistor MN3, the 4th N-type transistor MN4, third P-type transistor MP3 and the 4th p-type to state selection output unit
Transistor MP4；
The first end of the third N-type transistor MN3, the first end of the third P-type transistor MP3, the 4th N-type
The first end of transistor MN4 and the first end of the 4th P-type transistor MP4 are connected to input terminal；The third N-type crystal
The second end of pipe MN3 and the second end of the third P-type transistor MP3 are connected to the first output end, the 4th N-type transistor
The second end of MN4 and the second end of the 4th P-type transistor MP4 are connected to second output terminal；The third N-type transistor MN3's
The grid of grid and the 4th P-type transistor MP4 access display control clock signal clk 1, the 4th N-type transistor
The grid of the grid of MN4 and the third P-type transistor MP3 access fingerprint control clock signal clk 2.
It should be understood that refering to what is shown in Fig. 8, display control clock signal clk 1 and fingerprint control clock signal clk 2 are anti-
After the clock signal of phase, one can be exported to obtain by clock signal terminal in the two, and another is clock signal terminal output
It is obtained by inverter, in display sweep phase, display control clock signal clk 1 controls the 3rd N for high level signal
Transistor npn npn MN3 conductings, while fingerprint control clock signal clk 2 controls third P-type transistor MP3 for low level signal and leads
The first output end that is logical, and then selecting the second end of third N-type transistor MN3 to be connected with the second end of third P-type transistor MP3
The signal of access is exported；And in the finger scan stage, display control clock signal clk 1 exports low level signal and controls
4th P-type transistor MP4 conductings, while fingerprint control clock signal clk 2 exports high level signal and controls the 4th N-type crystal
Pipe MN4 conducting, and then select that the second end of the 4th P-type transistor MP4 is connected with the second end of the 4th N-type transistor MN4 the
Two output ends export the signal of access, achieve the purpose that accessing a signal then selects a port to export.
In one embodiment of the application, the display shift register provided by the present application may include input module, lock
Storing module and output module；
It is used for the display according to access in the input module of the display sweep phase, the display shift register
The display initial signal reverse phase of access is first M signal by the control for opening clock signal；The display displacement is posted
The latch module of storage be used for the first M signal latched and reverse phase be second M signal after export；It is described aobvious
Show that the output module of shift register is used to export the control of clock signal according to the display of access, among described second
The phse conversion of signal be the display scanning signal after export；
And in the finger scan stage, the input module of the multiplexing shift register is used for the institute according to access
The control that fingerprint opens clock signal is stated, is third M signal by the fingerprint initial signal reverse phase of access；The multiplexing
The latch module of shift register be used for the third M signal latched and reverse phase be the 4th M signal after export；
The output module of the multiplexing shift register is used to export the control of clock signal according to the fingerprint of access, by described the
The phse conversion of four M signals be the finger scan signal after export.
It is a kind of multiplexing shift register and clock selector provided by the embodiments of the present application shown in Fig. 9
Attachment structure schematic diagram, wherein the input module for being multiplexed shift register includes：First phase inverter INV1 and the first clock inversion
Device CKINV1；Wherein, the input terminal of the first phase inverter INV1 is connected with the output end of selection input control unit 320, selects defeated
Two input terminals for entering control unit 320 are respectively connected to display unlatching clock signal CK1 and fingerprint opens clock signal CK2；The
One clocked inverter CKINV1 input terminals are connected with the output end of selection input unit 310, select two of input unit 310 defeated
Enter end and is respectively connected to display initial signal STV1 and fingerprint initial signal STV2, and, the of the first clocked inverter CKINV1
One Clock control end is connected to the output end of the first phase inverter INV1, the second clock control terminal of the first clocked inverter CKINV1
It is connected to the input terminal of the first phase inverter INV1；
Multiplexing shift register latch module include：Second phase inverter INV2 and second clock phase inverter CKINV2；Its
In, the output end and second clock phase inverter CKINV2 of the input terminal of the second phase inverter INV2 and the first clocked inverter CKINV1
Output end be connected, the output end of the second phase inverter INV2 is connected with the input terminal of second clock phase inverter CKINV2；And
The first Clock control end of second clock phase inverter CKINV2 is connected with the input terminal of the first phase inverter INV1, second clock reverse phase
The second clock control terminal of device CKINV2 is connected with the output end of the first phase inverter INV1, wherein the first clocked inverter
Effective control of the first clock signal control terminal of CKINV1 and the first clock signal control terminal of second clock phase inverter CKINV2
Level processed is identical, and the second clock signal control terminal of the first clocked inverter CKINV1 and second clock phase inverter CKINV2
Effective control level of second clock signal control terminal is identical.
Multiplexing shift register output module include：NAND gate logic circuit NAND and odd number third phase inverter
INV3；Wherein, the first input end of NAND gate logic circuit NAND is connected with the output end of selection output control unit 330, selects
Two input terminals for selecting output control unit 330 are respectively connected to display output clock signal CKV1 and fingerprint output clock signal
CKV2, the second input terminal of NAND gate logic circuit NAND are connected with the input terminal of the second phase inverter INV2；Odd number third is anti-
It connects between phase device INV3, and the concatenated whole input terminal NAND gate logic circuit NAND of odd number third phase inverter INV3
Output end is connected, the input terminal phase of the concatenated whole output ends of odd number third phase inverter INV3 and selection output unit 340
Even, it selects the display output port of output unit 340 to be connect with corresponding display scan line 210, selects the fingerprint of output unit 340
Output port is connect with corresponding finger scan line 220.
The circuit in conjunction with shown in Fig. 9, multiplexing shift-register circuit structure provided by the embodiments of the present application are similarly display and move
Bit register circuit structure, the cooperation by phase inverter, clocked inverter and NAND gate logic circuit in foregoing circuit structure are complete
At display scanning and finger scan.Wherein, shift register, energy are prepared using phase inverter and clocked inverter etc. in circuit structure
It is enough to ensure that the quantity of the transistor of composition shift register is few, reduce cost of manufacture.
In one embodiment of the application, the display shift register provided by the present application includes pre-charge module, pull-up
Module and pull-down module；
It is used for the display in access in the pre-charge module of the display sweep phase, the display shift register
Under the control for opening clock signal, the display initial signal of access is transmitted to pull-up node；The display shift LD
The pull-up module of device is used to export the display scanning signal with reference to the pull-up node and display output clock signal；
The pull-down module is used to end the display scanning signal after scanned to the display scan line；
And in the finger scan stage, the pre-charge module of the multiplexing shift register is used for the institute in access
It states under the control that fingerprint opens clock signal, the fingerprint initial signal of access is transmitted to pull-up node；The multiplexing moves
The pull-up module of bit register is used to export the fingerprint with reference to the pull-up node and fingerprint output clock signal and sweep
Retouch signal；The pull-down module is used to end the finger scan signal after scanned to the finger scan line.
Shown in Figure 10, for another multiplexing shift register provided by the embodiments of the present application and clock selector
Attachment structure schematic diagram, wherein the pre-charge module for being multiplexed shift register includes：Transistor T1, wherein transistor T1's
Grid is connected with the output end of selection input control unit 320, and two input terminals of input control unit 320 is selected to be respectively connected to
Clock signal CK1 is opened in display and fingerprint opens clock signal CK2, first end and the selection input unit 310 of transistor T1
Output end is connected, and two input terminals of input unit 310 is selected to be respectively connected to display initial signal STV1 and fingerprint initial signal
STV2, and, the second end connection pull-up node P of transistor T1.
Multiplexing shift register pull-up module include：Transistor T2, transistor T3 and the first capacitance C1, wherein crystal
The first end of pipe T2 is connected with the output end of selection output control unit 330, selects two input terminals of output control unit 330
It is respectively connected to display output clock signal CKV1 and fingerprint output clock signal CKV2；The second end of transistor T2 and the first capacitance
The second pole plate of C1 is connected with the input terminal of selection output unit 340, selects the display output port and phase of output unit 340
It should show that scan line 210 connects, the fingerprint output port of output unit 340 is selected to be connect with corresponding finger scan line 220；Crystal
The grid of pipe T2 is connected with the first pole plate of the second end of transistor T3 and the first capacitance C1, the first end of transistor T3 with it is upper
Draw node P connected and the grid access of transistor T3 effectively control level (i.e. the level of controlling transistor T3 conductings).
Multiplexing shift register pull-down module include：Transistor T4, transistor T5, transistor T6, transistor T7, second
Capacitance C2 and third capacitance C3, wherein the grid of transistor T4 is connected with the output end of selection input unit 310, transistor T4
First end, the first end of transistor T6, the first end of transistor T7, the first pole plate of the second capacitance C2 and third capacitance C3
First pole plate accesses the first datum REF1, the grid of the second end of transistor T4 and the grid and transistor T7 of transistor T6
Extremely it is connected；The first end of grid the incoming clock signal CK3, transistor T5 of transistor T5 access the second datum REF2,
The level of first datum REF1 and the second datum REF2 on the contrary, the second end and transistor T6 of transistor T5 grid
It is connected；The second end of transistor T7 is connected with the input terminal of selection output unit 340, the second end of transistor T6 and the second capacitance
The second pole plate of C2 is connected with pull-up node P, and the second pole plate of third capacitance C3 is connected with the grid of transistor T7.
The circuit in conjunction with shown in Figure 10, multiplexing shift-register circuit structure provided by the embodiments of the present application are similarly display and move
Bit register circuit structure completes display scanning and finger scan by the cooperation of transistor and capacitance in foregoing circuit structure.
Wherein, the transistor of circuit structure all can be N-type transistor or be P-type transistor, by the way that the type of transistor is arranged
To be consistent, and then ensure that the preparation flow of shift register is simple, reduces cost of manufacture.
Correspondingly, the embodiment of the present application also provides a kind of display panel, the display panel includes above-mentioned any one reality
Apply the array substrate described in example.
It should be noted that the embodiment of the present application is not particularly limited the type of display panel, as display panel can
Think liquid crystal display panel, wherein liquid crystal display panel includes that the color membrane substrates being oppositely arranged and above-mentioned any one embodiment carry
The array substrate of confession, and, the structures such as liquid crystal layer between color membrane substrates and array substrate do not do in detail this application
It repeats.In addition, display panel can also be other types display panel, need specifically to be designed according to concrete application.
Correspondingly, the embodiment of the present application also provides a kind of display device, the display device includes above-mentioned display surface
Plate.
It is a kind of structural schematic diagram of display device provided by the embodiments of the present application with reference to shown in figure 11, wherein display dress
It includes the display panel that above-mentioned any one embodiment provides to set 500.
It should be noted that display device provided by the embodiments of the present application is not limited to mobile phone, can also be individual
Computer, personal digital assistant, radio hand-held equipment, tablet computer, MP4 players or television set etc. are any to have fingerprint recognition
The display device of function.
The embodiment of the present application provides a kind of array substrate, display panel and display device, by that will show gate driving
The part of circuit shows that shift register is multiplexed with multiplexing shift register, to show sweep phase according to display clock signal
Including display initial signal, display open clock signal and display output clock signal control under, show shift register
Output shows scanning signal, and the fingerprint initial signal that includes according to fingerprint clock signal in the finger scan stage, fingerprint are opened
Under the control of clock signal and fingerprint output clock signal, it is multiplexed shift register output finger scan signal, and then make display
Device completes the function of display and fingerprint recognition, avoid the frame region in display device increase excessive fingerprint driving circuit and
There is the problem of increasing the border width of display device, meets the development trend of narrow frame；Reduce simultaneously to showing gate driving
The influence of the distribution of circuit reduces the influence to the display effect of display device, ensures that display effect is high.
The foregoing description of the disclosed embodiments enables those skilled in the art to implement or use the present invention.
Various modifications to these embodiments will be apparent to those skilled in the art, as defined herein
General Principle can be realized in other embodiments without departing from the spirit or scope of the present invention.Therefore, of the invention
It is not intended to be limited to the embodiments shown herein, and is to fit to and the principles and novel features disclosed herein phase one
The widest range caused.
Claims (12)
1. a kind of array substrate, which is characterized in that the array substrate includes：Display area and the side for surrounding the display area
Frame region；
The display area is provided with multi-levels display scan line and multistage finger scan line；
The frame region is provided with display gate driving circuit, and the display gate driving circuit includes that multiple display displacements are posted
Storage, the multiple display shift register include multiple multiplexing shift registers, and the display shift register is shown with described
Show that scan line corresponds, the multiplexing shift register is corresponded with the finger scan line；
Wherein, the display shift register is used for the control in display sweep phase according to display clock signal, and exports aobvious
Show scanning signal to the display scan line；And the multiplexing shift register is used in the finger scan stage according to fingerprint
The control of clock signal, and finger scan signal is exported to the finger scan line；
Wherein, the display clock signal includes display initial signal, shows and open clock signal and display output clock signal,
The finger scan signal includes fingerprint initial signal, fingerprint opens clock signal and fingerprint exports clock signal；
In the display sweep phase, the input control of the display shift register is terminated opens clock letter into the display
Number, and in the case where the control of clock signal is opened in the display, make the described aobvious of the input terminal access of the display shift register
Show that initial signal is transmitted in it, the display shift register starts operation, then with reference to the defeated of the display shift register
The display output clock signal for going out control terminal access, makes the output end of the display shift register export the display scanning letter
Number；
And in the finger scan stage, the input control of the multiplexing shift register terminates when being opened into the fingerprint
Clock signal, and under the control that the fingerprint opens clock signal, make the institute of the input terminal access of the multiplexing shift register
It states fingerprint initial signal to transmit in it, the multiplexing shift register starts operation, then refers to the multiplexing shift register
The fingerprint of output control terminal access export clock signal, so that the output end of the multiplexing shift register is exported the fingerprint and sweep
Retouch signal.
2. array substrate according to claim 1, which is characterized in that each multiplexing shift register has been correspondingly connected with：
Input unit is selected, the selection input unit accesses the display initial signal and the fingerprint initial signal, described
Selection input unit is used to select the display initial signal to be transmitted to the multiplexing shift LD in the display sweep phase
The input terminal of device, and, the selection input unit is used to select the fingerprint initial signal to pass in the finger scan stage
Transport to the input terminal of the multiplexing shift register；
Input control unit is selected, the selection input control unit accesses the display unlatching clock signal and the fingerprint is opened
Clock signal is opened, the selection input control unit is used to select the display to open clock signal in the display sweep phase
It is transmitted to the input control end of the multiplexing shift register, and, the selection input control unit is used in the fingerprint
Sweep phase selects the fingerprint to open clock signal transmission to the input control end of the multiplexing shift register；
Output control unit is selected, the selection output control unit accesses the display output clock signal and the fingerprint is defeated
Go out clock signal, the selection output control unit is used to select the display to export clock signal in the display sweep phase
It is transmitted to the output control terminal of the multiplexing shift register, and, the selection output control unit is used in the fingerprint
Sweep phase selects the fingerprint to export clock signal transmission to the output control terminal of the multiplexing shift register；
And selection output unit, the selection output unit access the output end of the multiplexing shift register, and the choosing
It includes a display output port and a fingerprint output port to select output unit, and the display output port shows scan line with corresponding
Connection, the fingerprint output port are connect with corresponding finger scan line, wherein the selection output unit is used to scan in display
The output end of the multiplexing shift register is connected by the stage with the display output port, and, the selection output is single
The output end of the multiplexing shift register for being connected by member in the finger scan stage with the fingerprint output port.
3. array substrate according to claim 2, which is characterized in that the selection input unit, selection input control
Unit, the selection output control unit and the selection output unit processed are clock selector.
4. array substrate according to claim 3, which is characterized in that the selection input unit, selection input control
Unit processed and the selection output control unit include the first transistor and second transistor；
The first end of the first transistor is first input end, and the first end of the second transistor is the second input terminal, institute
The second end of the second end and the second transistor of stating the first transistor is connected to output end, the grid of the first transistor
Display control clock signal is accessed, the grid access fingerprint of the second transistor controls clock signal；
And the selection output unit includes third transistor and the 4th transistor；
The first end of the third transistor and the first end of the 4th transistor are connected to input terminal, the third transistor
Second end be the first output end, the second end of the 4th transistor is second output terminal, the grid of the third transistor
The display control clock signal is accessed, the grid of the 4th transistor accesses the fingerprint and controls clock signal.
5. array substrate according to claim 4, which is characterized in that the first transistor and the third transistor are equal
For P-type transistor or it is N-type transistor；
And the second transistor and the 4th transistor are P-type transistor or are N-type transistor.
6. array substrate according to claim 5, which is characterized in that the first transistor and the third transistor
Transistor types belong to the same choosing when with the second transistor and the opposite transistor types of the 4th transistor
Select input unit, it is described selection input control unit or it is described selection output control unit the first transistor grid with
The grid of the second transistor is connected to a clock signal terminal, and belongs to the third of the same selection output unit
The grid of transistor and the grid of the 4th transistor are connected to a clock signal terminal；
Alternatively, the transistor types of the first transistor and the third transistor, with the second transistor and described
When the transistor types of four transistors are identical, belong to the same selection input unit, the selection input control unit or institute
The first transistor for stating selection output control unit connect one with the grid of any one transistor in the second transistor
After the output end of phase inverter, the grid of the input terminal of the phase inverter and another transistor is connected to a clock signal terminal, and belongs to
Connect in the third transistor and the grid of any one transistor in the 4th transistor of the same selection output unit
After the output end for connecing a phase inverter, the input terminal of the phase inverter and the grid of another transistor are connected to a clock signal terminal.
7. array substrate according to claim 3, which is characterized in that the selection input unit, selection input control
Unit processed and the selection output control unit include the first N-type transistor, the second N-type transistor, the first P-type transistor and
Second P-type transistor；
The first end of first N-type transistor and the first end of first P-type transistor are connected to first input end, described
The first end of second N-type transistor and the first end of second P-type transistor are connected to the second input terminal；First N-type
The second end of transistor, the second end of second N-type transistor, the second end of first P-type transistor and the 2nd P
The second end of transistor npn npn is connected to output end；The grid of the grid of first N-type transistor and second P-type transistor
The grid of access display control clock signal, the grid of second N-type transistor and first P-type transistor accesses
Fingerprint controls clock signal；
And the selection output unit includes third N-type transistor, the 4th N-type transistor, third P-type transistor and the 4th P
Transistor npn npn；
The of the first end of the third N-type transistor, the first end of the third P-type transistor, the 4th N-type transistor
The first end of one end and the 4th P-type transistor is connected to input terminal；The second end of the third N-type transistor and described
The second end of third P-type transistor is connected to the first output end, the second end and the 4th P-type crystal of the 4th N-type transistor
The second end of pipe is connected to second output terminal；The grid of the grid of the third N-type transistor and the 4th P-type transistor is equal
Display control clock signal is accessed, the grid of the 4th N-type transistor and the grid of the third P-type transistor access and refer to
Line controls clock signal.
8. array substrate according to claim 1, which is characterized in that adjacent two cascade in the display gate driving circuit
The display shift register in, shown described in upper level shift register output the display scanning signal be next stage
The display initial signal of the display shift register.
9. array substrate according to claim 2, which is characterized in that the display shift register include input module,
Latch module and output module；
It is used to be opened according to the display of access in the input module of the display sweep phase, the display shift register
The display initial signal reverse phase of access is first M signal by the control of clock signal；The display shift register
Latch module be used for the first M signal latched and reverse phase be second M signal after export；The display moves
The output module of bit register is used to export the control of clock signal according to the display of access, by the second M signal
Phse conversion be the display scanning signal after export；
And in the finger scan stage, the input module of the multiplexing shift register is used for the finger according to access
Line opens the control of clock signal, is third M signal by the fingerprint initial signal reverse phase of access；The multiplexing displacement
The latch module of register be used for the third M signal latched and reverse phase be the 4th M signal after export；It is described
The output module for being multiplexed shift register is used to export the control of clock signal according to the fingerprint of access, will be in the described 4th
Between signal phse conversion be the finger scan signal after export.
10. array substrate according to claim 1, which is characterized in that the display shift register includes precharge mould
Block, pull-up module and pull-down module；
In the display sweep phase, the pre-charge module of the display shift register is used to open in the display of access
Under the control of clock signal, the display initial signal of access is transmitted to pull-up node；The display shift register
Pull-up module is used to export the display scanning signal with reference to the pull-up node and display output clock signal；It is described
Pull-down module is used to end the display scanning signal after scanned to the display scan line；
And in the finger scan stage, the pre-charge module of the multiplexing shift register is used for the finger in access
Line is opened under the control of clock signal, and the fingerprint initial signal of access is transmitted to pull-up node；The multiplexing displacement is posted
The pull-up module of storage is used to export the finger scan letter with reference to the pull-up node and fingerprint output clock signal
Number；The pull-down module is used to end the finger scan signal after scanned to the finger scan line.
11. a kind of display panel, which is characterized in that the display panel includes the battle array described in claim 1~10 any one
Row substrate.
12. a kind of display device, which is characterized in that the display device includes the display panel described in claim 11.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810586320.8A CN108648711B (en) | 2018-06-08 | 2018-06-08 | Array substrate, display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810586320.8A CN108648711B (en) | 2018-06-08 | 2018-06-08 | Array substrate, display panel and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108648711A true CN108648711A (en) | 2018-10-12 |
| CN108648711B CN108648711B (en) | 2020-10-02 |
Family
ID=63751814
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810586320.8A Active CN108648711B (en) | 2018-06-08 | 2018-06-08 | Array substrate, display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108648711B (en) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109358706A (en) * | 2018-10-30 | 2019-02-19 | 厦门天马微电子有限公司 | Display panel and display device |
| CN110164355A (en) * | 2019-06-05 | 2019-08-23 | 京东方科技集团股份有限公司 | Control signal output circuit and method, array substrate, display device |
| CN110909661A (en) * | 2019-11-19 | 2020-03-24 | 厦门天马微电子有限公司 | Fingerprint identification display panel and fingerprint identification display device |
| CN111028811A (en) * | 2019-12-25 | 2020-04-17 | 厦门天马微电子有限公司 | Display panel and display device |
| CN111028770A (en) * | 2020-01-02 | 2020-04-17 | 厦门天马微电子有限公司 | Display panel and display device |
| CN111695547A (en) * | 2020-06-30 | 2020-09-22 | 厦门天马微电子有限公司 | Display panel and display device |
| TWI712020B (en) * | 2019-10-04 | 2020-12-01 | 凌巨科技股份有限公司 | Display device |
| WO2022047855A1 (en) * | 2020-09-04 | 2022-03-10 | 武汉华星光电技术有限公司 | Goa device and display panel |
| CN114299840A (en) * | 2020-09-23 | 2022-04-08 | 群创光电股份有限公司 | Display device |
| CN114550651A (en) * | 2022-04-27 | 2022-05-27 | 惠科股份有限公司 | Gate drive circuit, drive method of gate drive circuit and display panel |
| US20220351697A1 (en) * | 2020-09-17 | 2022-11-03 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Goa circuit and display panel |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105183224A (en) * | 2015-09-07 | 2015-12-23 | 厦门天马微电子有限公司 | Drive circuit, touch display panel and touch display device |
| CN105761757A (en) * | 2016-05-13 | 2016-07-13 | 京东方科技集团股份有限公司 | Shifting register unit, driving method, array substrate, display panel and device |
| CN106326859A (en) * | 2016-08-23 | 2017-01-11 | 京东方科技集团股份有限公司 | Fingerprint identification driving circuit, array substrate, display device and fingerprint identification method |
| CN107479766A (en) * | 2017-09-30 | 2017-12-15 | 厦门天马微电子有限公司 | A kind of array base palte, display panel and display device |
| CN107908034A (en) * | 2017-12-05 | 2018-04-13 | 武汉天马微电子有限公司 | A kind of array base palte, touch-control display panel and touch-control display panel driving method |
-
2018
- 2018-06-08 CN CN201810586320.8A patent/CN108648711B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105183224A (en) * | 2015-09-07 | 2015-12-23 | 厦门天马微电子有限公司 | Drive circuit, touch display panel and touch display device |
| CN105761757A (en) * | 2016-05-13 | 2016-07-13 | 京东方科技集团股份有限公司 | Shifting register unit, driving method, array substrate, display panel and device |
| CN106326859A (en) * | 2016-08-23 | 2017-01-11 | 京东方科技集团股份有限公司 | Fingerprint identification driving circuit, array substrate, display device and fingerprint identification method |
| CN107479766A (en) * | 2017-09-30 | 2017-12-15 | 厦门天马微电子有限公司 | A kind of array base palte, display panel and display device |
| CN107908034A (en) * | 2017-12-05 | 2018-04-13 | 武汉天马微电子有限公司 | A kind of array base palte, touch-control display panel and touch-control display panel driving method |
Cited By (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109358706B (en) * | 2018-10-30 | 2021-09-28 | 厦门天马微电子有限公司 | Display panel and display device |
| CN109358706A (en) * | 2018-10-30 | 2019-02-19 | 厦门天马微电子有限公司 | Display panel and display device |
| CN110164355A (en) * | 2019-06-05 | 2019-08-23 | 京东方科技集团股份有限公司 | Control signal output circuit and method, array substrate, display device |
| CN110164355B (en) * | 2019-06-05 | 2022-10-14 | 京东方科技集团股份有限公司 | Control signal output circuit and method, array substrate and display device |
| TWI712020B (en) * | 2019-10-04 | 2020-12-01 | 凌巨科技股份有限公司 | Display device |
| CN110909661A (en) * | 2019-11-19 | 2020-03-24 | 厦门天马微电子有限公司 | Fingerprint identification display panel and fingerprint identification display device |
| CN111028811A (en) * | 2019-12-25 | 2020-04-17 | 厦门天马微电子有限公司 | Display panel and display device |
| CN111028811B (en) * | 2019-12-25 | 2022-05-10 | 厦门天马微电子有限公司 | Display panel and display device |
| CN111028770A (en) * | 2020-01-02 | 2020-04-17 | 厦门天马微电子有限公司 | Display panel and display device |
| CN111028770B (en) * | 2020-01-02 | 2021-09-14 | 厦门天马微电子有限公司 | Display panel and display device |
| CN111695547B (en) * | 2020-06-30 | 2022-08-30 | 厦门天马微电子有限公司 | Display panel and display device |
| CN111695547A (en) * | 2020-06-30 | 2020-09-22 | 厦门天马微电子有限公司 | Display panel and display device |
| WO2022047855A1 (en) * | 2020-09-04 | 2022-03-10 | 武汉华星光电技术有限公司 | Goa device and display panel |
| US20220351697A1 (en) * | 2020-09-17 | 2022-11-03 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Goa circuit and display panel |
| US11756497B2 (en) * | 2020-09-17 | 2023-09-12 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | GOA circuit and display panel |
| CN114299840A (en) * | 2020-09-23 | 2022-04-08 | 群创光电股份有限公司 | Display device |
| CN114550651A (en) * | 2022-04-27 | 2022-05-27 | 惠科股份有限公司 | Gate drive circuit, drive method of gate drive circuit and display panel |
| CN114550651B (en) * | 2022-04-27 | 2022-08-05 | 惠科股份有限公司 | Gate drive circuit, drive method of gate drive circuit and display panel |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108648711B (en) | 2020-10-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108648711A (en) | A kind of array substrate, display panel and display device | |
| CN104360781B (en) | Driver element, drive circuit, contact panel and the driving method of touch control electrode | |
| CN106875911B (en) | Shift register cell, gate driving circuit and its driving method | |
| CN106057147B (en) | Shift register cell and its driving method, gate driving circuit, display device | |
| CN105427821B (en) | Suitable for the GOA circuits of In Cell type touch-control display panels | |
| CN104808862B (en) | The driving method of array base palte, touch-control display panel and array base palte | |
| CN104332146B (en) | Shift register cell, shift register, gate driver circuit and display device | |
| CN104575411B (en) | Liquid crystal display and its bi-directional shift apparatus for temporary storage | |
| CN106935220B (en) | Shift register and its driving method, gate drive apparatus | |
| CN104299652B (en) | Shift register and its driving method, gate driving circuit and display device | |
| CN106251804B (en) | Shift register cell, driving method, gate driving circuit and display device | |
| CN105118463B (en) | A kind of GOA circuits and liquid crystal display | |
| CN105469764B (en) | A kind of array substrate, liquid crystal display panel and electronic equipment | |
| CN105741739B (en) | Gate driving circuit and display device | |
| CN106910453A (en) | Shift register, its driving method, grid integrated drive electronics and display device | |
| CN106023949A (en) | Shifting register, grid integrated driving circuit and display device | |
| CN104575409A (en) | Liquid crystal display and bidirectional shift register thereof | |
| CN106326859A (en) | Fingerprint identification driving circuit, array substrate, display device and fingerprint identification method | |
| CN107564458A (en) | Shift register cell, driving method, gate driving circuit and display device | |
| CN107862991B (en) | Array substrate and display panel | |
| CN104217690B (en) | Gate driver circuit, array base palte, display unit | |
| CN105047120B (en) | A kind of gate driving circuit and its driving method, display device | |
| CN106652875A (en) | Shifting register, driving method thereof, grid integrated drive circuit and display device | |
| CN108564912A (en) | Shift-register circuit and driving method, display device | |
| CN107633801A (en) | Display panel and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |