CN108630550A - 锗纳米膜柔性透明多沟道薄膜晶体管及其制造方法 - Google Patents

锗纳米膜柔性透明多沟道薄膜晶体管及其制造方法 Download PDF

Info

Publication number
CN108630550A
CN108630550A CN201810421708.2A CN201810421708A CN108630550A CN 108630550 A CN108630550 A CN 108630550A CN 201810421708 A CN201810421708 A CN 201810421708A CN 108630550 A CN108630550 A CN 108630550A
Authority
CN
China
Prior art keywords
ito
film
layer
flexible
pen
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810421708.2A
Other languages
English (en)
Inventor
秦国轩
裴智慧
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin University
Original Assignee
Tianjin University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianjin University filed Critical Tianjin University
Priority to CN201810421708.2A priority Critical patent/CN108630550A/zh
Publication of CN108630550A publication Critical patent/CN108630550A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00Manufacture or treatment of nanostructures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0665Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66484Unipolar field-effect transistors with an insulated gate, i.e. MISFET with multiple gate, at least one gate being an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78603Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78645Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
    • H01L29/78648Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明涉及柔性器件领域,为制备一种基于柔性PEN衬底的多沟道结构的锗纳米膜晶体管,能够极大丰富电路元器件的用处,降低生产成本,为此,本发明锗纳米膜柔性透明多沟道薄膜晶体管及其制造方法,PEN塑料衬底之上依次为氧化铟锡ITO薄膜、氧化锌栅介质层,氧化铟锡ITO薄膜上设置有N型源掺杂区从而形成两个ITO源电极,两个ITO源电极之间依次为未参杂区、N型漏掺杂区形成的ITO漏电极,在所述未参杂区上方是ITO沉积在氧化锌栅介质层形成的顶栅电极,氧化铟锡ITO薄膜经通孔引出有ITO底栅电极。本发明主要应用于柔性器件的设计制造。

Description

锗纳米膜柔性透明多沟道薄膜晶体管及其制造方法
技术领域
本发明涉及柔性器件领域,具体涉及到一种基于锗纳米膜的柔性透明型多沟道薄膜晶体管的结构设计以及制备方法。
背景技术
柔性电子是将有机、无机材料电子器件制作在柔性、可延性塑料或薄ITO(氧化铟锡) 基板上的新兴电子科技,在信息、能源、医疗、国防等领域都具有广泛应用。如印刷RFID(射频识别标签)、电子用表面粘贴、有机发光二极管OLED、柔性电子显示器等。与传统IC(集成电路)技术一样,柔性电子技术发展的主要驱动力是制造工艺和装备。在更大幅面的基板上以更低的成本制造出特征尺寸更小的柔性电子器件成为了制造的关键。本发明采用一种基于锗纳米膜制备的新型工艺,采用磁控溅射镀导电膜以及双介质层栅极,光刻后离子刻蚀以及 HF(氢氟酸)湿法刻蚀的技术,将GOI(绝缘体上锗)上的锗纳米膜剥离以及转移到柔性可弯曲PEN(聚萘二甲酸乙二醇酯)衬底上,随后通过层层光刻以及刻蚀的方式形成一个多沟道结构晶体管,将来有望在可穿戴电子,大规模柔性集成电路等方面取得广泛应用。
发明内容
为克服现有技术的不足,本发明旨在提出并制备一种基于柔性PEN衬底的多沟道结构的锗纳米膜晶体管,采用磁控溅射的低温工艺,在较为简便的工艺中设计并制备多沟道结构有较高的栅极驱动控制能力的柔性薄膜晶体管,能够极大丰富晶体管作为电路元器件的用处。此外,降低生产成本,该柔性器件在大规模集成电路和光电器件的应用存在可能。为此,本发明采用的技术方案是,锗纳米膜柔性透明多沟道薄膜晶体管的制造方法,采用磁控溅射工艺在PEN衬底上镀上ITO以及氧化锌栅介质膜,随后采用光刻形成图案以及离子注入的方式形成掺杂区,采用光刻以及离子刻蚀的方式形成方孔层,采用湿法HF刻蚀的方式形成锗纳米膜层,通过转移在PEN衬底上形成锗纳米膜,最后通过光刻以及磁控溅射的方式分别形成顶部氧化锌栅极介质层与源漏栅极透明电极层,完成晶体管的制备。
一个实例中的具体制备步骤时如下:
a.选用PEN柔性材料作为衬底,首先将PEN放进盛有丙酮溶液的烧杯中,然后在超声波清洗器中清洗5分钟,随后使用异丙醇溶液将用丙酮清洗过的PEN在超声波清洗器中将丙酮清洗干净,得到清洁的衬底;
b.采用磁控溅射在PEN衬底上镀200nm厚ITO膜以及100nm厚氧化锌底部介质栅层膜;
c.选用GOI材料,在超声波清洗器中采用丙酮进行清洗,随后采用异丙醇洗净丙酮残留物,吹干GOI;
d.在GOI表面涂上1813正型光刻胶,并使用匀胶机,设置转速为4000rpm,转动时间为30s,将光刻胶甩均匀,随后使用光刻机以及制作好的掩膜版进行光刻形成特定的掺杂区图案,随后采用离子注入的方式进行N型注入,参数为注入能量为40kev,剂量为4*1015cm-2,产生源漏掺杂区,在750℃的温度条件下,快速热退火10s之后,在丙酮溶液中除去光刻胶;
e.按照掩膜版上做好的标记,将源漏掺杂区与掩膜板上间距5um排列的正方形孔层进行对准光刻,显影后在GOI上形成间距5um排列的正方形小孔层,随后采用离子刻蚀的方式将正方形小孔上的硅去除;
f.在3:1的HF溶液中,放入之前做好的GOI,两小时后GOI上的埋氧层将被腐蚀干净,随后锗纳米膜层将脱落,将锗纳米膜层粘附于镀好膜的柔性PEN衬底之上,烘干;
g.在转移到PEN上的锗纳米膜上涂胶,用匀胶机甩均匀之后根据在正方形孔层上的标记进行对齐光刻,形成晶体管的栅极,随后采用离子刻蚀的方式,分别将锗纳米膜以及镀上的栅氧化物膜层刻蚀,与导电的ITO层形成欧姆接触;
h.去光刻胶然后对PEN上的器件进行匀胶之后,根据栅极的标记进行对准光刻,形成顶部栅介质层的图案;
i.最后,在形成的图案上进行磁控溅射,在顶部栅极镀100nm厚的氧化锌顶部栅介质层;
j.去光刻胶然后对形成顶部栅介质层的柔性器件进行涂胶后对准光刻,形成顶栅和源漏电极的光刻图案,采用磁控溅射的方式形成200nm厚的ITO顶部栅极以及源漏电极层,去胶之后,器件的制备完成。
锗纳米膜柔性透明多沟道薄膜晶体管,PEN塑料衬底之上依次为氧化铟锡ITO薄膜、氧化锌栅介质层,氧化铟锡ITO薄膜上设置有N型源掺杂区从而形成两个ITO源电极,两个ITO 源电极之间依次为未参杂区、N型漏掺杂区形成的ITO漏电极,在所述未参杂区上方是ITO 沉积在氧化锌栅介质层形成的顶栅电极,氧化铟锡ITO薄膜经通孔引出有ITO底栅电极。
所述两个ITO源电极外侧设置有结构相同的ITO源电极,用于增大源电极的面积;ITO 漏电极通过互连线引出结构,用于增大漏电极的面积。
本发明的特点及有益效果是:
本发明的柔性底栅同质介质层薄膜晶体管的主要工作原理在于通过在上下三个栅电极上添加偏压,在源漏掺杂区靠近栅氧化物之处会形成电子反型层,作为器件的导电沟道,器件导通,随后在源漏电极之间加上偏压,器件将会开始工作,通过栅压控制器件是否导通以及器件的源漏之间电流的原理,此外,由于上下栅电极的包裹作用使得栅极有较强的对于沟道电流的控制能力,同样的栅压下控制能力增加了多倍,而柔性衬底可以减少传统硅基衬底 MOSFTT晶体管的寄生效应,并可以在不同的弯曲程度之下工作,为高性能柔性电路的大规模集成以及可穿戴电子设备的广泛应用提供了可能。
附图说明:
附图1为柔性多沟道薄膜晶体管的俯视图,附图2为晶体管的剖面图以及附图3为发明的工作原理图。
对附图1和附图2进行说明:1和5为N型源掺杂区上ITO源电极,2和4为锗薄膜上的未掺杂区,3为N型漏掺杂区上ITO漏电极,6和7为氧化锌栅介质层,8和9为ITO源电极,10为ITO底栅电极,11为通孔,12为氧化锌栅介质层,13为ITO薄膜,14为PEN 塑料衬底,15为互联线,16,17为顶部栅电极,18为锗薄膜,19为ITO漏电极。
附图3为发明的工作原理图,在ITO顶部和底部栅电极(对应于图中的10,16,17)上施加一定的偏压之后,通过顶部和底部的ITO导电薄膜,在顶部和底部的ITO层产生一定的电压,当施加的电压较小或者无偏压时,锗纳米薄膜层(对应于图中的18)由于没有反型层的产生,即使在源漏之间添加电压,源漏之间也不会产生电流,器件关断。当电压足够大时,锗纳米薄膜层将在与栅氧层(对应于图中的6,7,12)接触的表面处产生电子反型层(对应于图3中的虚线区域),原本晶体中空穴居多的锗纳米薄膜上下两个表面,将产生电子数大于空穴数的表面反型区,此区域称之为器件的沟道区,随后,在N型掺杂的源漏极(对应于图中的8,9,19)施加偏压,会产生源漏之间的电流,器件导通。本发明中的器件有较高的集成度,有更为广泛范围的应用。此外,本发明是集成在塑料衬底上的晶体管器件,当塑料衬底弯曲时,依旧可以满足器件的正常工作,可以在智能穿戴设备,人工皮肤,生物医疗、光电器件等方面取得更为广泛的应用。
具体实施方式
本发明的目的在于设计并制备一种基于柔性PEN衬底的多沟道结构的锗纳米膜晶体管,采用磁控溅射的低温工艺,在较为简便的工艺中设计并制备多沟道结构有较高的栅极驱动控制能力的柔性薄膜晶体管,采用多沟道结构极大丰富了晶体管作为电路元器件的用处。此外,采用底部和顶部ITO透明导电薄膜驱动,降低了生产成本,透光性能更加优良,使得该柔性器件在大规模集成电路和光电器件的应用提供了可能。
本发明的技术方案在于采用磁控溅射工艺在PEN衬底上镀上ITO以及氧化锌栅介质膜,随后采用光刻形成图案以及离子注入的方式形成掺杂区,采用光刻以及离子刻蚀的方式形成方孔层,采用湿法HF刻蚀的方式形成锗纳米膜层,通过转移在PEN衬底上形成锗纳米膜,最后通过光刻以及磁控溅射的方式分别形成顶部氧化锌栅极介质层与源漏栅极透明电极层。完成晶体管的制备。
附图2显示的是晶体管的剖面图,图中1和5为N型源掺杂区上ITO源电极,2和4为锗薄膜上的未掺杂区,晶体管工作时会在2和4中形成导电沟道;3为N型漏掺杂区上ITO 漏电极,图1中的19也是漏电极,19与3也是通过互连线连接在一起的,这样做的目的是增加漏电极的面积,方便测试。6和7为氧化锌栅介质层,ITO沉积在6和7上形成顶栅电极,分别为16和17(见图1),8和9为ITO源电极,8和1是通过互连线连接在一起的,9和5 也是通过互连线连接在一起的,这样做的主要目的是增加源电极的面积,方便后续的测试。 10为ITO底栅电极,11为通孔,12为氧化锌栅介质层,13为ITO薄膜,14为PEN塑料衬底, 15为互联线。通孔11是通过刻蚀氧化锌栅介质层形成的,将作为底栅电极的13裸露出来,沉积ITO将底栅电极引到表面上从而达到方便测试的目的,10即为引到表面上的ITO底栅电极。
该柔性底栅同质介质层薄膜晶体管的主要工作原理在于通过在上下三个栅电极上添加偏压,在源漏掺杂区靠近栅氧化物之处会形成电子反型层,作为器件的导电沟道,器件导通,随后在源漏电极之间加上偏压,器件将会开始工作,通过栅压控制器件是否导通以及器件的源漏之间电流的原理,此外,由于上下栅电极的包裹作用使得栅极有较强的对于沟道电流的控制能力,同样的栅压下控制能力增加了多倍,而柔性衬底可以减少传统硅基衬底MOSFTT晶体管的寄生效应,并可以在不同的弯曲程度之下工作,为高性能柔性电路的大规模集成以及可穿戴电子设备的广泛应用提供了可能。
本发明一个实例中具体步骤如下:
k.选用PEN柔性材料作为衬底,首先将PEN放进盛有丙酮溶液的烧杯中,然后在超声波清洗器中清洗5分钟,随后使用异丙醇溶液将用丙酮清洗过的PEN在超声波清洗器中将丙酮清洗干净,得到较为清洁的衬底。
l.采用磁控溅射在PEN衬底上镀200nm厚ITO膜以及100nm厚氧化锌底部介质栅层膜。
m.选用GOI材料,在超声波清洗器中采用丙酮进行清洗,随后采用异丙醇洗净丙酮残留物,吹干GOI。
n.在GOI表面涂上1813正型光刻胶,并使用匀胶机,设置转速为4000rpm,转动时间为30s,将光刻胶甩均匀,随后使用光刻机以及制作好的掩膜版进行光刻形成特定的掺杂区图案,随后采用离子注入的方式进行N型注入,参数为注入能量为40kev,剂量为4*1015cm-2,产生源漏掺杂区,在750℃的温度条件下,快速热退火10s之后,在丙酮溶液中除去光刻胶。
o.按照掩膜版上做好的标记,将源漏掺杂区与掩膜板上间距5um排列的正方形孔层进行对准光刻,显影后在GOI上形成间距5um排列的正方形小孔层,随后采用离子刻蚀的方式将正方形小孔上的硅去除。
p.在3:1的HF溶液中,放入之前做好的GOI,两小时后GOI上的埋氧层将被腐蚀干净,随后锗纳米膜层将脱落,将锗纳米膜层粘附于镀好膜的柔性PEN衬底之上,烘干。
q.在转移到PEN上的锗纳米膜上涂胶,用匀胶机甩均匀之后根据在正方形孔层上的标记进行对齐光刻,形成晶体管的栅极,随后采用离子刻蚀的方式,分别将锗纳米膜以及镀上的栅氧化物膜层刻蚀,与导电的ITO层形成欧姆接触。
r.去光刻胶然后对PEN上的器件进行匀胶之后,根据栅极的标记进行对准光刻,形成顶部栅介质层的图案。
s.最后,在形成的图案上进行磁控溅射,在顶部栅极镀100nm厚的氧化锌顶部栅介质层。
t.去光刻胶然后对形成顶部栅介质层的柔性器件进行涂胶后对准光刻,形成顶栅和源漏电极的光刻图案,采用磁控溅射的方式形成200nm厚的ITO顶部栅极以及源漏电极层,去胶之后,器件的制备完成。

Claims (4)

1.一种锗纳米膜柔性透明多沟道薄膜晶体管的制造方法,其特征是,采用磁控溅射工艺在PEN衬底上镀上ITO以及氧化锌栅介质膜,随后采用光刻形成图案以及离子注入的方式形成掺杂区,采用光刻以及离子刻蚀的方式形成方孔层,采用湿法HF刻蚀的方式形成锗纳米膜层,通过转移在PEN衬底上形成锗纳米膜,最后通过光刻以及磁控溅射的方式分别形成顶部氧化锌栅极介质层与源漏栅极透明电极层,完成晶体管的制备。
2.如权利要求1所述的锗纳米膜柔性透明多沟道薄膜晶体管的制造方法,其特征是,一个实例中的具体制备步骤时如下:
a.选用PEN柔性材料作为衬底,首先将PEN放进盛有丙酮溶液的烧杯中,然后在超声波清洗器中清洗5分钟,随后使用异丙醇溶液将用丙酮清洗过的PEN在超声波清洗器中将丙酮清洗干净,得到清洁的衬底;
b.采用磁控溅射在PEN衬底上镀200nm厚ITO膜以及100nm厚氧化锌底部介质栅层膜;
c.选用GOI材料,在超声波清洗器中采用丙酮进行清洗,随后采用异丙醇洗净丙酮残留物,吹干GOI;
d.在GOI表面涂上1813正型光刻胶,并使用匀胶机,设置转速为4000rpm,转动时间为30s,将光刻胶甩均匀,随后使用光刻机以及制作好的掩膜版进行光刻形成特定的掺杂区图案,随后采用离子注入的方式进行N型注入,参数为注入能量为40kev,剂量为4*1015cm-2,产生源漏掺杂区,在750℃的温度条件下,快速热退火10s之后,在丙酮溶液中除去光刻胶;
e.按照掩膜版上做好的标记,将源漏掺杂区与掩膜板上间距5um排列的正方形孔层进行对准光刻,显影后在GOI上形成间距5um排列的正方形小孔层,随后采用离子刻蚀的方式将正方形小孔上的硅去除;
f.在3:1的HF溶液中,放入之前做好的GOI,两小时后GOI上的埋氧层将被腐蚀干净,随后锗纳米膜层将脱落,将锗纳米膜层粘附于镀好膜的柔性PEN衬底之上,烘干;
g.在转移到PEN上的锗纳米膜上涂胶,用匀胶机甩均匀之后根据在正方形孔层上的标记进行对齐光刻,形成晶体管的栅极,随后采用离子刻蚀的方式,分别将锗纳米膜以及镀上的栅氧化物膜层刻蚀,与导电的ITO层形成欧姆接触;
h.去光刻胶然后对PEN上的器件进行匀胶之后,根据栅极的标记进行对准光刻,形成顶部栅介质层的图案;
i.最后,在形成的图案上进行磁控溅射,在顶部栅极镀100nm厚的氧化锌顶部栅介质层;
j.去光刻胶然后对形成顶部栅介质层的柔性器件进行涂胶后对准光刻,形成顶栅和源漏电极的光刻图案,采用磁控溅射的方式形成200nm厚的ITO顶部栅极以及源漏电极层,去胶之后,器件的制备完成。
3.一种锗纳米膜柔性透明多沟道薄膜晶体管,其特征是,PEN塑料衬底之上依次为氧化铟锡ITO薄膜、氧化锌栅介质层,氧化铟锡ITO薄膜上设置有N型源掺杂区从而形成两个ITO源电极,两个ITO源电极之间依次为未参杂区、N型漏掺杂区形成的ITO漏电极,在所述未参杂区上方是ITO沉积在氧化锌栅介质层形成的顶栅电极,氧化铟锡ITO薄膜经通孔引出有ITO底栅电极。
4.如权利要求3所述的锗纳米膜柔性透明多沟道薄膜晶体管,其特征是,所述两个ITO源电极外侧设置有结构相同的ITO源电极,用于增大源电极的面积;ITO漏电极通过互连线引出结构,用于增大漏电极的面积。
CN201810421708.2A 2018-05-04 2018-05-04 锗纳米膜柔性透明多沟道薄膜晶体管及其制造方法 Pending CN108630550A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810421708.2A CN108630550A (zh) 2018-05-04 2018-05-04 锗纳米膜柔性透明多沟道薄膜晶体管及其制造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810421708.2A CN108630550A (zh) 2018-05-04 2018-05-04 锗纳米膜柔性透明多沟道薄膜晶体管及其制造方法

Publications (1)

Publication Number Publication Date
CN108630550A true CN108630550A (zh) 2018-10-09

Family

ID=63695498

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810421708.2A Pending CN108630550A (zh) 2018-05-04 2018-05-04 锗纳米膜柔性透明多沟道薄膜晶体管及其制造方法

Country Status (1)

Country Link
CN (1) CN108630550A (zh)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070187719A1 (en) * 2006-02-13 2007-08-16 Hao-Chih Yuan Method for double-sided processing of thin film transistors
CN107425078A (zh) * 2017-08-31 2017-12-01 天津大学 一种基于硅纳米膜的柔性金属型双底栅晶体管及制造方法
CN107611173A (zh) * 2017-09-16 2018-01-19 天津大学 氧化铝/二氧化硅双层栅极柔性薄膜晶体管及制备方法
CN107658344A (zh) * 2017-08-31 2018-02-02 天津大学 一种基于锗纳米膜的柔性透明型双底栅晶体管及制造方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070187719A1 (en) * 2006-02-13 2007-08-16 Hao-Chih Yuan Method for double-sided processing of thin film transistors
CN107425078A (zh) * 2017-08-31 2017-12-01 天津大学 一种基于硅纳米膜的柔性金属型双底栅晶体管及制造方法
CN107658344A (zh) * 2017-08-31 2018-02-02 天津大学 一种基于锗纳米膜的柔性透明型双底栅晶体管及制造方法
CN107611173A (zh) * 2017-09-16 2018-01-19 天津大学 氧化铝/二氧化硅双层栅极柔性薄膜晶体管及制备方法

Similar Documents

Publication Publication Date Title
CN109698241A (zh) 高介电常数栅介质层的柔性薄膜晶体管及其制造方法
CN107611172A (zh) 一种异质介质层柔性底栅晶体管及制备方法
CN107611173A (zh) 氧化铝/二氧化硅双层栅极柔性薄膜晶体管及制备方法
Zhou et al. Synaptic behaviors mimicked in flexible oxide-based transistors on plastic substrates
CN107611171A (zh) 一种基于硅纳米膜的柔性底栅多沟道晶体管及其制备方法
KR101375124B1 (ko) 그래핀 투명 전극 및 이를 포함하는 플렉시블 실리콘 박막 반도체 소자
CN106784402A (zh) 一种非光刻像素bank的制备及其印刷显示应用方法
CN108346691A (zh) 锗纳米膜柔性透明型顶底双栅薄膜晶体管及其制备方法
CN103715228A (zh) 阵列基板及其制造方法、显示装置
CN109166913A (zh) 锗纳米膜柔性金属型顶底双栅薄膜晶体管及其制作方法
CN101609838B (zh) 有机发光二极管显示装置及其制造方法
CN109801975A (zh) 基于非晶铟镓锌薄膜的柔性薄膜晶体管及其制造方法
CN108011041B (zh) 半导体薄膜和薄膜晶体管、其制作方法、相关装置
CN107425078A (zh) 一种基于硅纳米膜的柔性金属型双底栅晶体管及制造方法
CN107658344A (zh) 一种基于锗纳米膜的柔性透明型双底栅晶体管及制造方法
CN107342228A (zh) 一种场效应晶体管及其制备方法
CN208368516U (zh) 硅纳米膜柔性平面栅单沟道薄膜晶体管
Yousefi et al. Fabrication of flexible ITO-free OLED using vapor-treated PEDOT: PSS thin film as anode
CN208570615U (zh) 锗纳米膜柔性金属型多沟道薄膜晶体管
CN104022124B (zh) 一种柔性显示基板及其制备方法、柔性显示装置
CN208111448U (zh) 锗纳米膜柔性透明型顶底双栅薄膜晶体管
CN108735820B (zh) 以光刻胶为栅绝缘层的碳纳米管薄膜晶体管及制作和应用
CN208368510U (zh) 锗纳米膜柔性透明多沟道薄膜晶体管
CN102986049B (zh) 使用光活性有机材料的强化晶体管及其制备方法
CN108630550A (zh) 锗纳米膜柔性透明多沟道薄膜晶体管及其制造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20181009