CN108540318A - A kind of Lower level logical implementation method and device for realizing that serial ports redirects - Google Patents
A kind of Lower level logical implementation method and device for realizing that serial ports redirects Download PDFInfo
- Publication number
- CN108540318A CN108540318A CN201810280265.XA CN201810280265A CN108540318A CN 108540318 A CN108540318 A CN 108540318A CN 201810280265 A CN201810280265 A CN 201810280265A CN 108540318 A CN108540318 A CN 108540318A
- Authority
- CN
- China
- Prior art keywords
- data
- lpc
- terminals
- modules
- sol
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/02—Standardisation; Integration
- H04L41/0213—Standardised network management protocols, e.g. simple network management protocol [SNMP]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/02—Standardisation; Integration
- H04L41/0246—Exchanging or transporting network management information using the Internet; Embedding network management web servers in network elements; Web-services-based protocols
- H04L41/0266—Exchanging or transporting network management information using the Internet; Embedding network management web servers in network elements; Web-services-based protocols using meta-data, objects or commands for formatting management information, e.g. using eXtensible markup language [XML]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer And Data Communications (AREA)
Abstract
The embodiment of the present invention includes a kind of Lower level logical implementation methods realized serial ports and redirected, and are based on IPMI protocol, including following methods：Input and output are carried out to BMC baseboard management controllers by distal end SOL terminals；The order or data that SOL terminals send over is sent to server OS by BMC baseboard management controllers；BMC baseboard management controllers send the information of server OS to SOL terminals.It further include a kind of Lower level logical realization device realized serial ports and redirected.
Description
Technical field
The present invention relates to the realization technical fields of server Lower level logical, specifically a kind of to realize what serial ports redirected
Lower level logical implementation method and device.
Background technology
In server field, effective management to a large amount of servers is always the inevitable problem of administrative staff, and
The appearance of IPMI protocol and SOL provide a kind of way to manage easily and effectively for server system administrative staff.SOL is a kind of
The realization method for the redirection function that serial ports controller transmits on plate based on IPMI orders.Long-range behaviour can be realized by LAN
Make server system.The hardware logic of traditional SOL, which is realized, needs the BMC chip with LPC interfaces, should also have in the chip
There is standard serial port controller, further needs exist for an ethernet controller.The data information of server OS is connect by LPC
Then oral instructions are sent to the serial ports controller in BMC by network controller.
The server admin chip that can realize the ASPEED companies of scientific ＆ technical corporation for having Taiwan of above-mentioned function at present, has
Autonomous property right, and existed in the form of asic chip.During autonomous Design, Ethernet protocol is designed
Difficulty is very big, and the material resources manpower consumed is larger, and the development time is longer, and the asic chip development cycle is longer, exploitation
Cost is higher, and the speed that upgrades is slower.
Invention content
A kind of Lower level logical implementation method and device for realizing that serial ports redirects is provided in the embodiment of the present invention, to solve
R＆D cycle in the prior art is long, the high problem of development cost.
In order to solve the above-mentioned technical problem, the embodiment of the invention discloses following technical solutions：
First aspect present invention provides a kind of Lower level logical implementation method realized serial ports and redirected, and this method is based on
IPMI protocol, including following methods：
Input and output are carried out to BMC baseboard management controllers by distal end SOL terminals；
The order or data that SOL terminals send over is sent to server OS by BMC baseboard management controllers；
BMC baseboard management controllers send the information of server OS to SOL terminals.
With reference to first aspect, in first aspect in the first possible realization method, the BMC baseboard management controllers
It communicates with server OS and is realized by LPC module, specifically by the LPC agreements of LPC module.
With reference to first aspect, in second of possible realization method of first aspect, the method packet of the LPC protocol realizations
It includes：
LFRAME signals are detected in first clock cycle, if being raised, then it represents that data transmission starts；
The data on LAD are read in second clock cycle, data at this time indicate action type, if action type is
Memory types then continue in next step；Otherwise it is other types operation, continues to detect LFRAME signals；
Continue to read the data on LAD within the third clock cycle to the 6th clock cycle；
Data on the LAD that the 7th clock cycle and the 8th clock cycle read, data expression at this time is to read
Operation or write operation, if it is read operation, then LPC module, will be on data Qu Dongdao LAD according to address information；It is grasped if it is writing
Make, then continues to read the data on LAD；
The data on LAD are read within the 9th clock cycle to the 12nd clock cycle, if it is write operation, LPC
Module reads the data on LAD, and if it is read operation, LPC module will be on data Qu Dongdao LAD.
With reference to first aspect, in first aspect in the third possible realization method, BMC baseboard management controllers will service
The information of device operating system sends SOL terminals to by UART serial port modules, and LPC information is shown in distal end SOL terminals.
With reference to first aspect, in the 4th kind of possible realization method of first aspect, UART serial port modules exist LPC information
Distal end SOL terminals carry out display by ARM modules and EMAC ethernet modules, specifically include：
One group of register of UART serial port modules is mounted to by Avalon interfaces under ARM modules；
Another group of register of UART serial port modules is connected by Avalon interfaces with LPC module, is received and is come from LPC module
Read-write operation.
With reference to first aspect, in the 5th kind of possible realization method of first aspect, the reading of the reception from LPC module
Write operation specifically includes following methods by being Avalon protocol realizations by LPC protocol conversions：
Extract the address in LPC agreements and data；It specifically includes according to data transmission format in LPC agreements, extracts ground
Location and data are stored in register；
Drive Avalon protocol interfaces；It specifically includes within a clock cycle, useful signal will be write and be set to effectively, and
Data and address are respectively driven on write data signal and writing address signal.
With reference to first aspect, in the 6th kind of possible realization method of first aspect, realization is shown in distal end SOL terminals
The premise shown is that two sets of register meanings being preserved in UART modules are consistent, and meet UART industrial standards.
With reference to first aspect, it in the 7th kind of possible realization method of first aspect, also needs to carry out UART serial port modules
IP is arranged so that the IP can be identified, and specifically include following methods：
Code file is packaged into IP components, and is added in the libraries IP；
The component is called, and wiring is carried out with ARM modules.
Second aspect of the present invention provides a kind of Lower level logical realization device realized serial ports and redirected, and utilizes the side
Method, the device are based on IPMI protocol, specifically include server OS；With,
Distal end SOL terminals are used for the information of display server operating system；With,
BMC baseboard management controllers realize server operation for Connection Service device operating system and distal end SOL terminals
The communication of system and distal end SOL terminals.
In conjunction with second aspect, in second aspect in the first possible realization method, the BMC baseboard management controllers packet
LPC module is included, for being communicated with server OS, parses IPMI order and data, and be sent to UART serial ports moulds
Block；With,
UART serial port modules realize serial communication function, including the identical register of two groups of meanings；With,
ARM modules receive the information of UART serial port modules by one group of register of UART serial port modules, control long-range
Order input in SOL terminals；With,
Avalon modules are connected with LPC module and UART serial port modules, and LPC module controls UART by Avalon modules
Another group of register of serial port module, realizes the read-write operation of data；With,
EMAC ethernet modules realize ethernet communication.
The described device of second aspect of the present invention can realize the side in each realization method of first aspect and first aspect
Method, and obtain identical effect.
By above technical scheme as it can be seen that present invention uses ripe ethernet module, by independent research LPC module and
UART serial communication modulars have stronger flexibility, portability, and substantially reduce time and the cost of exploitation, and
And the Lower level logical requirement of redirection function can be reached.
Description of the drawings
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technology description to be briefly described, it should be apparent that, for those of ordinary skill in the art
Speech, without creative efforts, other drawings may also be obtained based on these drawings.
Fig. 1 is a kind of Lower level logical implementation method flow diagram realized serial ports and redirected of the present invention；
Fig. 2 is the method flow schematic diagram of LPC protocol realizations of the embodiment of the present invention；
It by LPC protocol conversions is Avalon protocol implementing method flow diagrams that Fig. 3, which is the embodiment of the present invention,；
A kind of Lower level logical realization device schematic diagram realized serial ports and redirected that Fig. 4 is applied by the embodiment of the present invention.
Specific implementation mode
In order to make those skilled in the art more fully understand the technical solution in the present invention, below in conjunction with of the invention real
The attached drawing in example is applied, technical scheme in the embodiment of the invention is clearly and completely described, it is clear that described implementation
Example is only a part of the embodiment of the present invention, instead of all the embodiments.Based on the embodiments of the present invention, this field is common
The every other embodiment that technical staff is obtained without making creative work, should all belong to protection of the present invention
Range.
As shown in Figure 1, a kind of Lower level logical implementation method realized serial ports and redirected, is based on IPMI protocol, including following
Method：
S1, input and output are carried out to BMC baseboard management controllers by distal end SOL terminals；
The order or data that SOL terminals send over is sent to server operation system by S2, BMC baseboard management controller
System；
S3, BMC baseboard management controller send the information of server OS to SOL terminals.
BMC baseboard management controllers are communicated with server OS to be realized by LPC module, specifically by LPC moulds
The LPC agreements of block.
As shown in Fig. 2, the method for LPC protocol realizations includes：
S201, LFRAME signals are detected in first clock cycle, if being raised, then it represents that data transmission starts；
S202, the data on LAD are read in second clock cycle, data at this time indicate action type, if operation
Type is memory types, then continues in next step；Otherwise it is other types operation, continues to detect LFRAME signals；
S203, continue to read the data on LAD within the third clock cycle to the 6th clock cycle；
S204, the data on the LAD that the 7th clock cycle and the 8th clock cycle read, data at this time indicate
It is read operation or write operation, if it is read operation, then LPC module, will be on data Qu Dongdao LAD according to address information；If it is
Write operation then continues to read the data on LAD；
S205, the data within the 9th clock cycle to the 12nd clock cycle on reading LAD, are grasped if it is writing
Make, LPC module reads the data on LAD, and if it is read operation, LPC module will be on data Qu Dongdao LAD.
BMC baseboard management controllers send the information of server OS to SOL terminals by UART serial port modules,
LPC information is shown in distal end SOL terminals.
LPC information is carried out display in distal end SOL terminals and passes through ARM modules and EMAC Ethernet moulds by UART serial port modules
Block specifically includes：
One group of register of UART serial port modules is mounted to by Avalon interfaces under ARM modules；
Another group of register of UART serial port modules is connected by Avalon interfaces with LPC module, is received and is come from LPC module
Read-write operation.
As shown in figure 3, receive the read-write operation from LPC module by by LPC protocol conversions be Avalon protocol realizations,
Specifically include following methods：
S211, the address in extraction LPC agreements and data；It specifically includes according to data transmission format in LPC agreements, extraction
Go out address and data, is stored in register；
S212, driving Avalon protocol interfaces；It specifically includes within a clock cycle, useful signal will be write and be set to
Effect, and data and address are respectively driven on write data signal and writing address signal.
Realize that the premise that is shown in distal end SOL terminals is that two sets of register meanings being preserved in UART modules are consistent,
And meet UART industrial standards.
It also needs UART serial port modules carrying out IP settings so that the IP can be identified, and specifically include following methods：It will generation
Code Document encapsulation is added at IP components in the libraries IP；
The component is called, and wiring is carried out with ARM modules.
As shown in figure 4, a kind of Lower level logical realization device realized serial ports and redirected, is based on IPMI protocol, specifically includes
Server OS；With, distal end SOL terminals, the information for display server operating system；With BMC substrate management control
Device realizes the communication of server OS and distal end SOL terminals for Connection Service device operating system and distal end SOL terminals.
BMC baseboard management controllers include LPC module, for being communicated with server OS, parsing IPMI lives
Order and data, and it is sent to UART serial port modules；With, UART serial port modules, realization serial communication function, including two groups of meaning phases
Same register；With, ARM modules, one group of register for passing through UART serial port modules receives the information of UART serial port modules, control
Order input in long-range SOL terminals；With Avalon modules are connected with LPC module and UART serial port modules, and LPC module is logical
Another group of register for crossing Avalon modules control UART serial port modules, realizes the read-write operation of data；With EMAC Ethernet moulds
Block realizes ethernet communication.
The above is only the specific implementation mode of the present invention, is made skilled artisans appreciate that or realizing this hair
It is bright.Various modifications to these embodiments will be apparent to one skilled in the art, as defined herein
General Principle can be realized in other embodiments without departing from the spirit or scope of the present invention.Therefore, of the invention
It is not intended to be limited to the embodiments shown herein, and is to fit to and the principles and novel features disclosed herein phase one
The widest range caused.
Claims (10)
1. a kind of Lower level logical implementation method realized serial ports and redirected, characterized in that be based on IPMI protocol, including with lower section
Method：
Input and output are carried out to BMC baseboard management controllers by distal end SOL terminals；
The order or data that SOL terminals send over is sent to server OS by BMC baseboard management controllers；
BMC baseboard management controllers send the information of server OS to SOL terminals.
2. according to the method described in claim 1, it is characterized in that, the BMC baseboard management controllers and server operation system
System communication is realized by LPC module, specifically by the LPC agreements of LPC module.
3. according to the method described in claim 2, it is characterized in that, the method for the LPC protocol realizations includes：
LFRAME signals are detected in first clock cycle, if being raised, then it represents that data transmission starts；
The data on LAD are read in second clock cycle, data at this time indicate action type, if action type is
Memory types then continue in next step；Otherwise it is other types operation, continues to detect LFRAME signals；
Continue to read the data on LAD within the third clock cycle to the 6th clock cycle；
Data on the LAD that the 7th clock cycle and the 8th clock cycle read, data expression at this time is read operation
Or write operation, if it is read operation, then LPC module, will be on data Qu Dongdao LAD according to address information；If it is write operation, then
Continue to read the data on LAD；
The data on LAD are read within the 9th clock cycle to the 12nd clock cycle, if it is write operation, LPC module
The data on LAD are read, if it is read operation, LPC module will be on data Qu Dongdao LAD.
4. according to the method described in claim 1, it is characterized in that, BMC baseboard management controllers are by the letter of server OS
Breath sends SOL terminals to by UART serial port modules, and LPC information is shown in distal end SOL terminals.
5. according to the method described in claim 4, it is characterized in that, UART serial port modules by LPC information distal end SOL terminals carry out
Display is specifically included by ARM modules and EMAC ethernet modules：
One group of register of UART serial port modules is mounted to by Avalon interfaces under ARM modules；
Another group of register of UART serial port modules is connected by Avalon interfaces with LPC module, and the reading from LPC module is received
Write operation.
6. according to the method described in claim 5, it is characterized in that, the read-write operation of the reception from LPC module is by by LPC
Protocol conversion is Avalon protocol realizations, specifically includes following methods：
Extract the address in LPC agreements and data；Specifically include according to data transmission format in LPC agreements, extract address and
Data are stored in register；
Drive Avalon protocol interfaces；It specifically includes within a clock cycle, useful signal will be write and be set to effectively, and will be counted
It is respectively driven on write data signal and writing address signal according to address.
7. according to the method described in claim 6, it is characterized in that, realize that the premise that is shown in distal end SOL terminals is UART
The two sets of register meanings preserved in module are consistent, and meet UART industrial standards.
8. according to the method described in claim 4, it is characterized in that, also need by UART serial port modules carry out IP settings so that the IP
It can be identified, specifically include following methods：
Code file is packaged into IP components, and is added in the libraries IP；
The component is called, and wiring is carried out with ARM modules.
9. a kind of Lower level logical realization device realized serial ports and redirected, utilizes the side described in claim 1 to 8 any one
Method, characterized in that be based on IPMI protocol, specifically include server OS；With,
Distal end SOL terminals are used for the information of display server operating system；With,
BMC baseboard management controllers realize server OS for Connection Service device operating system and distal end SOL terminals
With the communication of distal end SOL terminals.
10. device according to claim 9, characterized in that the BMC baseboard management controllers include LPC module, are used for
It is communicated with server OS, parses IPMI order and data, and be sent to UART serial port modules；With,
UART serial port modules realize serial communication function, including the identical register of two groups of meanings；With,
ARM modules receive the information of UART serial port modules by one group of register of UART serial port modules, control in long-range SOL
Order input in terminal；With,
Avalon modules are connected with LPC module and UART serial port modules, and LPC module controls UART serial ports by Avalon modules
Another group of register of module, realizes the read-write operation of data；With,
EMAC ethernet modules realize ethernet communication.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810280265.XA CN108540318A (en) | 2018-04-02 | 2018-04-02 | A kind of Lower level logical implementation method and device for realizing that serial ports redirects |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810280265.XA CN108540318A (en) | 2018-04-02 | 2018-04-02 | A kind of Lower level logical implementation method and device for realizing that serial ports redirects |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108540318A true CN108540318A (en) | 2018-09-14 |
Family
ID=63482192
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810280265.XA Pending CN108540318A (en) | 2018-04-02 | 2018-04-02 | A kind of Lower level logical implementation method and device for realizing that serial ports redirects |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108540318A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111177052A (en) * | 2019-12-21 | 2020-05-19 | 苏州浪潮智能科技有限公司 | System for redirecting serial port of computer peripheral equipment to network far end |
| CN112463083A (en) * | 2020-12-11 | 2021-03-09 | 苏州浪潮智能科技有限公司 | Remote collection method and system for information of substrate control manager |
| CN116932449A (en) * | 2023-09-15 | 2023-10-24 | 浪潮(山东)计算机科技有限公司 | Method, system, equipment and medium for realizing serial port redirection to remote equipment |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102281254A (en) * | 2010-06-10 | 2011-12-14 | 鸿富锦精密工业（深圳）有限公司 | Design system and method of server serial port |
| US8838856B2 (en) * | 2007-02-16 | 2014-09-16 | Emulex Corporation | Virtual universal asynchronous receiver transmitter for server systems |
| CN104363117A (en) * | 2014-11-04 | 2015-02-18 | 浪潮电子信息产业股份有限公司 | IPMI (intelligent platform management interface) based method for serial port redirection |
| CN105868149A (en) * | 2016-03-24 | 2016-08-17 | 杭州昆海信息技术有限公司 | A serial port information transmission method and device |
| CN107592340A (en) * | 2017-08-16 | 2018-01-16 | 联想(北京)有限公司 | The method and apparatus of remote operation management server |
-
2018
- 2018-04-02 CN CN201810280265.XA patent/CN108540318A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8838856B2 (en) * | 2007-02-16 | 2014-09-16 | Emulex Corporation | Virtual universal asynchronous receiver transmitter for server systems |
| CN102281254A (en) * | 2010-06-10 | 2011-12-14 | 鸿富锦精密工业（深圳）有限公司 | Design system and method of server serial port |
| CN104363117A (en) * | 2014-11-04 | 2015-02-18 | 浪潮电子信息产业股份有限公司 | IPMI (intelligent platform management interface) based method for serial port redirection |
| CN105868149A (en) * | 2016-03-24 | 2016-08-17 | 杭州昆海信息技术有限公司 | A serial port information transmission method and device |
| CN107592340A (en) * | 2017-08-16 | 2018-01-16 | 联想(北京)有限公司 | The method and apparatus of remote operation management server |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111177052A (en) * | 2019-12-21 | 2020-05-19 | 苏州浪潮智能科技有限公司 | System for redirecting serial port of computer peripheral equipment to network far end |
| CN112463083A (en) * | 2020-12-11 | 2021-03-09 | 苏州浪潮智能科技有限公司 | Remote collection method and system for information of substrate control manager |
| CN112463083B (en) * | 2020-12-11 | 2023-01-06 | 苏州浪潮智能科技有限公司 | Remote collection method and system for information of substrate control manager |
| CN116932449A (en) * | 2023-09-15 | 2023-10-24 | 浪潮(山东)计算机科技有限公司 | Method, system, equipment and medium for realizing serial port redirection to remote equipment |
| CN116932449B (en) * | 2023-09-15 | 2023-12-15 | 浪潮(山东)计算机科技有限公司 | Method, system, equipment and medium for realizing serial port redirection to remote equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6216170B1 (en) | Methods and apparatus for interconnecting personal computers (PCs) and local area networks (LANs) using packet protocols transmitted over a digital data service (DDS) | |
| CN108540318A (en) | A kind of Lower level logical implementation method and device for realizing that serial ports redirects | |
| CN107580702B (en) | Enhanced virtual GPIO with multi-mode modulation | |
| CN107924376A (en) | Low power mode signals bridge for optical medium | |
| CN108388532A (en) | The AI operations that configurable hardware calculates power accelerate board and its processing method, server | |
| CN104765709A (en) | Multi-channel bus data simulation system | |
| CN104993947A (en) | Method for upgrading firmware in batches | |
| CN103530261A (en) | Circuit and management method for access to multiple slaves having same I2C address | |
| US20050111490A1 (en) | Communications bus having low latency interrupts and control signals, hotpluggability error detection and recovery, bandwidth allocation, network integrity verification, protocol tunneling and discoverability features | |
| CN101996262B (en) | General digital verification platform for non-contact intelligent card | |
| CN106951383A (en) | The mainboard and method of a kind of raising PCIE data channel utilization rates | |
| GB2394323A (en) | High-throughput UART interfaces | |
| CN114297124B (en) | Communication system of SRIO high-speed bus based on FPGA | |
| CN111948971A (en) | Intelligent card management device and data switching method thereof | |
| CN103399839B (en) | Media peripheral interface, electronic device and communication means | |
| EP1801704A2 (en) | Extended cardbus/PC card controller with split-bridge technology | |
| CN108521416B (en) | ECN integrated circuit board | |
| CN101287047B (en) | Signal transmission method, system, display system and single board for interface indicating lamp | |
| CN102089750B (en) | System to connect a serial SCSI array controller to a storage area network | |
| CN103488601B (en) | A kind of clock delay, data access method, system and equipment | |
| CN109062837A (en) | A kind of usb signal light teletransmission control module and method based on FPGA | |
| CN208369602U (en) | A kind of combination function network interface card | |
| CN103051736B (en) | A kind of processing method of control information and I2C bus apparatus | |
| CN207833500U (en) | A kind of 40G rate network interface cards for supporting non-standard interface | |
| CN101471793B (en) | Method and equipment for adapting velocity, exchange plate and cable fastener |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180914 |