CN108496158B - Terminal, debugging system and debugging method - Google Patents

Terminal, debugging system and debugging method Download PDF

Info

Publication number
CN108496158B
CN108496158B CN201780005457.3A CN201780005457A CN108496158B CN 108496158 B CN108496158 B CN 108496158B CN 201780005457 A CN201780005457 A CN 201780005457A CN 108496158 B CN108496158 B CN 108496158B
Authority
CN
China
Prior art keywords
debugging
usb type
terminal
interface
analog switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201780005457.3A
Other languages
Chinese (zh)
Other versions
CN108496158A (en
Inventor
刘翔
师军令
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN108496158A publication Critical patent/CN108496158A/en
Application granted granted Critical
Publication of CN108496158B publication Critical patent/CN108496158B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/36Preventing errors by testing or debugging software
    • G06F11/362Software debugging
    • G06F11/3648Software debugging using additional hardware
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B23/00Testing or monitoring of control systems or parts thereof
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0042Universal serial bus [USB]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Automation & Control Theory (AREA)
  • Debugging And Monitoring (AREA)

Abstract

The embodiment of the application provides a terminal, a debugging system and a debugging method, wherein the terminal comprises: USB Type-C interface, main control chip and multichannel analog switch, wherein, main control chip is including debugging the unit, and the debugging unit is connected to multichannel analog switch, and multichannel analog switch is connected to USB Type-C interface, and multichannel analog switch is used for putting through or breaking off the debugging unit and is connected between the USB Type-C interface. Therefore, boundary scan and vector simulation can be performed under the condition that the main control chip is powered on but not started, and JTAG debugging and program error correction can be performed under the condition that the main control chip is started.

Description

Terminal, debugging system and debugging method
Technical Field
The present application relates to the field of debugging technologies, and in particular, to a terminal, a debugging system, and a debugging method.
Background
Joint Test Action Group (JTAG) debugging, program error correction, vector simulation, and boundary scan are important means for solving device failure, where JTAG debugging and program error correction are performed on the premise that a device main control chip is started to operate, and vector simulation and boundary scan are usually performed under the condition that the device main control chip cannot be started. However, in the prior art, when a fault of a terminal such as a mobile phone is solved, a main control chip of the terminal is usually required to be started to operate and participate in control, so that only JTAG debugging and program error correction can be performed on the terminal, and vector simulation and boundary scanning cannot be performed.
Disclosure of Invention
The embodiment of the application provides a terminal, a debugging system and a debugging method, which are used for solving the problems that when the terminal fault problem is solved in the prior art, a main control chip of the terminal is required to participate in control, JTAG debugging and program error correction can only be carried out, and vector simulation and boundary scanning cannot be carried out.
A first aspect of an embodiment of the present application provides a terminal, where the terminal includes a USB Type-C interface and a main control chip, where the main control chip includes a debugging unit, and in particular, the terminal further includes a multi-channel analog switch; a debugging unit in a main control chip in the terminal is connected to a multi-channel analog switch, the multi-channel analog switch is connected to the USB Type-C interface, and the multi-channel analog switch is used for connecting or disconnecting the debugging unit and the USB Type-C interface.
In one possible design, the USB Type-C interface includes a first set of pins to which the multi-way analog switch is connected and a second set of pins.
In one possible design, the terminal further includes: the USB Type-C driving chip, the main control chip also includes the functional unit;
the functional unit is connected to the USB Type-C driving chip, the USB Type-C driving chip is connected to the multi-path analog switch, when the multi-path analog switch is connected with the debugging unit and the USB Type-C, the connection between the USB Type-C driving chip and the USB Type-C is disconnected, and when the multi-path analog switch is connected with the debugging unit and the USB Type-C, the connection between the USB Type-C driving chip and the USB Type-C is connected;
or
The functional unit is connected to USBType-C driver chip, and USBType-C driver chip is connected to the second group pin.
In one possible design, the debug unit includes a vector emulation module and a boundary scan module, and one or more of the following modules:
JTAG debug unit, program error correction module.
A second aspect of an embodiment of the present application provides a debugging system, including: the terminal provided in the first aspect or any one of the possible designs of the first aspect, wherein the debugging device is communicated with the USB Type-C interface through the adapter board.
A third aspect of an embodiment of the present application provides a debugging system, including: a debug device, and a terminal provided in the first aspect or any one of the possible designs of the first aspect, wherein the debug device includes a patch board therein, and the patch board is connected to a USB Type-C interface of the terminal.
A fourth aspect of the embodiments of the present application provides a debugging method, where the method is applicable to a terminal, where the terminal includes a USB Type-C interface and a main control chip, and the main control chip includes a debugging unit, and in particular, the terminal further includes: a multi-channel analog switch; in the terminal, a debugging unit is connected to a multi-path analog switch, and the multi-path analog switch is connected to a USB Type-C interface;
the method comprises the following steps:
when a debugging signal is input into a USB Type-C interface of a terminal, a multi-path analog switch of the terminal receives the debugging signal, the debugging signal carries a switching signal, and the switching signal meets a first preset condition; and a multi-channel analog switch of the terminal is connected between the debugging unit and the USB Type-C interface, and the debugging signal is transmitted to the debugging unit, wherein the debugging signal is used for controlling the debugging unit in the main control chip to execute debugging operation.
In one possible design, the USB Type-C interface includes a first set of pins to which the multi-way analog switch is connected and a second set of pins.
In one possible design, the terminal further includes: the USB Type-C driving chip, the main control chip also includes the functional unit; in this design, the method further includes: when the switching signal in the debugging signal meets a second preset condition or the USB Type-C interface of the debugging signal input terminal does not exist, the multi-channel analog switch of the terminal is connected between the USB Type-C drive chip and the USB Type-C interface.
In one possible design, the debug unit includes a vector emulation module and a boundary scan module, and one or more of the following modules:
JTAG debug unit, program error correction module.
It can be seen that, in the above aspects, by setting a multi-way analog switch in a terminal, connecting a debugging unit of a main control chip in the terminal to the multi-way analog switch, and connecting the multi-way analog switch to a USB Type-C interface of the terminal, so that only by controlling the multi-way analog switch to connect the debugging unit and the USB Type-C interface, the debugging unit can be controlled to perform specific debugging operations through the USB Type-C interface, without additionally reserving a debugging interface on the terminal or disassembling a shell of the terminal, the operation is simple and easy, and since a debugging signal is sent to the debugging unit through the USB Type-C interface, even if the main control chip of the terminal cannot normally operate, the debugging unit can be controlled to perform boundary scanning or vector simulation through the USB Type-C interface as long as the main control chip of the terminal is powered on, and when the main control chip is started to run, the debugging unit can be controlled to execute JTAG debugging or program error correction operation, the debugging means is various, the operation is simple, and the debugging requirement on the terminal can be better met.
Drawings
Fig. 1 is a schematic diagram of an internal structure of a terminal provided in the prior art;
fig. 2 is a schematic diagram of an internal structure of another terminal provided in the prior art;
fig. 3 is a schematic structural diagram of a terminal 20 according to an embodiment of the present disclosure;
fig. 4 is a schematic structural diagram of a terminal 40 according to an embodiment of the present disclosure;
FIG. 5 is a schematic signal transmission diagram of the scheme shown in FIG. 4;
fig. 6 is a schematic diagram illustrating an implementation manner of another terminal structure provided in the embodiment of the present application;
FIG. 7 is a schematic signal transmission diagram of the arrangement of FIG. 6;
fig. 8 is a schematic flowchart of a debugging method according to an embodiment of the present application;
fig. 9 is a schematic flowchart of a debugging method according to an embodiment of the present application.
Detailed Description
The terms "first," "second," "third," "fourth," and the like in the description and in the claims of the embodiments of the application and in the drawings described above, if any, are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used is interchangeable under appropriate circumstances such that the embodiments of the application described herein are, for example, capable of operation in sequences other than those illustrated or otherwise described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
The terminal referred to in the embodiment of the present application, also referred to as a User Equipment (UE), is a device having a USB Type-C interface, for example, a mobile phone (including mobile phones of various systems, such as a 4G mobile phone and a 5G mobile phone), a tablet computer, a notebook computer, a palm computer, a vehicle-mounted device, a wearable device, and the like.
Fig. 1 is a schematic diagram of an internal structure of a terminal provided in the prior art, as shown in fig. 1, a terminal 00 includes a main control chip 01 and an external interface 02, where the main control chip 01 includes a functional unit 011, a debugging unit 012, a signal multiplexing unit 013, and a control register 014, the external interface 02 is used for connecting with a debugging device (not shown in fig. 1) outside the terminal, and the external interface 02 may be, for example, a debugging interface reserved on the terminal or a USB data interface of the terminal. When the terminal shown in fig. 1 is debugged, a debug signal of the debug apparatus is sent to the control register 014 in the main control chip through the external interface 02, and the control register 014 controls the signal multiplexing unit 013 to realize interface switching between the debug unit 012 and the functional unit 011, so that the debug apparatus can control the debug unit 012 through the external interface 02 to perform debugging. In the scheme shown in fig. 1, the main control chip of the terminal needs to be started and run to complete the interface switching between the debugging unit and the functional unit, and finally, the purpose of debugging is achieved. This scheme can only perform JTAG debugging or program error correction debugging, but usually cannot perform vector scan or boundary scan when the main control chip cannot be normally started.
Fig. 2 is a schematic diagram of an internal structure of another terminal provided in the prior art, and as shown in fig. 2, a terminal 10 includes a main control chip 11 and a module 12, where the module 12 includes: a signal multiplexing switch 121, a function selection circuit 122 and a reserved debug interface 123, wherein the reserved debug interface 123 is connected with a debug device (not shown in fig. 2). When the terminal 10 is debugged, the main control chip 11 sends a function selection signal to the function selection circuit 122, the function selection circuit 122 outputs a corresponding target function signal according to a requirement, and the signal multiplexing switch 121 determines the position of the switch according to the target function signal to complete switching between a debugging function and other functions. Therefore, in the scheme shown in fig. 2, the main control chip of the terminal is also required to be started and participate in switching between the debugging function and other functions. Similar to the scheme shown in fig. 1, only JTAG debugging or program error correction debugging can be performed in the scheme shown in fig. 2, but vector scanning or boundary scanning, which is usually required when the main control chip cannot be normally started, cannot be performed.
In view of the foregoing problems, an embodiment of the present application provides a terminal, as shown in fig. 3, and fig. 3 is a schematic structural diagram of a terminal 20 according to an embodiment of the present application. As shown in fig. 3, the terminal 20 includes a USB Type-C interface 21, a main control chip 22, and particularly includes a multi-channel analog switch 23, wherein the main control chip 22 includes a debugging unit 221. Optionally, the debugging unit 221 includes at least one of a JTAG debugging unit, a program error correction module, a vector emulation module, and a boundary scan module. Preferably, the debugging unit 221 includes at least one of a JTAG debugging unit and a program error correction module, and a vector emulation module and a boundary scan module. The JTAG debugging unit is used for carrying out JTAG software debugging on the terminal, the program error correction module is used for carrying out program error correction on the terminal, the vector simulation module is used for carrying out vector simulation on the terminal, and the boundary scanning module is used for carrying out boundary scanning on the terminal.
In fig. 3, the debugging unit 221 is connected to the multi-way analog switch 23, and the multi-way analog switch 23 is connected to the USB Type-C interface 21. When the debugging operation is not performed, the multi-path analog switch 23 disconnects the connection between the debugging unit 221 and the USB Type-C interface 21 by default. When the terminal 20 is debugged, the USB Type-C interface 21 is connected to a debugging device 30 outside the terminal. The debugging device 30 controls the multi-channel analog switch 23 to connect the debugging unit 221 and the USB Type-C interface 21, and controls the debugging unit 221 to debug the terminal 20.
Therefore, the scheme shown in fig. 3 is that a multi-way analog switch is arranged in a terminal, a debugging unit in the terminal is connected to the multi-way analog switch, the multi-way analog switch is connected to a USB Type-C interface of the terminal, so that the debugging unit can be controlled to perform specific debugging operation through the USB Type-C interface only by controlling the multi-way analog switch to connect the connection between the debugging unit and the USB Type-C interface, a debugging interface does not need to be additionally reserved on the terminal, a shell of the terminal does not need to be disassembled, the operation is simple and easy, and as a debugging signal is sent to the debugging unit through the USB Type-C interface, even if a main control chip of the terminal cannot normally operate, the debugging unit can be controlled to perform boundary scanning or vector simulation through the USB Type-C interface as long as the main control chip of the terminal is powered on, and when the main control chip is started to run, the debugging unit can be controlled to execute JTAG debugging or program error correction operation, the debugging means is various, the operation is simple, and the debugging requirement on the terminal can be better met.
Another embodiment of the present application provides a terminal 40, where the terminal 40 further includes a USB Type-C driver chip 24 on the basis of the scheme shown in fig. 3, and the main control chip 22 further includes a function unit 222. Optionally, the functional unit 222 includes at least one of an audio module, a video module, a USB module, and a display module. The USB Type-C interface 21 includes a first set of pins and a second set of pins. The second group of pins and the first group of pins are respectively disposed on two sides of the USB Type-C interface 21, that is, when the first group of pins is disposed on the front side of the USB Type-C interface 21, the second group of pins is disposed on the back side of the USB Type-C interface 21, and conversely, when the first group of pins is disposed on the back side of the USB Type-C interface 21, the second group of pins is disposed on the front side of the USB Type-C interface 21, which is not limited in this embodiment. It should be noted that the first group of pins and the second group of pins in this embodiment are pins inherent in the USB Type-C interface in the prior art.
The internal structure of the terminal 40 in this embodiment may include the following two possible implementations:
fig. 4 is a schematic structural diagram of a terminal 40 according to an embodiment of the present disclosure, in the manner shown in fig. 4, a functional unit 222 is connected to a USB Type-C driver chip 24, the USB Type-C driver chip 24 and a debugging unit 221 are connected to a pin on the same side of a multi-way analog switch 23, and a pin on the other side of the multi-way analog switch 23 is connected to the first group of pins.
When the terminal 40 is debugged, the debugging device is connected to the USB Type-C interface 21, and sends a debugging signal to the USB Type-C interface 21, where the debugging signal includes a switching signal for controlling the direction of the multi-channel analog switch, and when the switching signal satisfies a first preset condition, for example, the switching signal is at a high level, the multi-channel analog switch 23 connects the debugging unit 221 to the USB Type-C interface 21, and sends the debugging signal to the debugging unit, so that the debugging unit performs debugging according to the debugging signal. And when the switching signal satisfies a second preset condition, for example, the switching signal is at a low level, or the USB Type-C interface 21 is not connected to the debugging device, the multi-way analog switch 23 turns on the connection between the functional unit 222 and the USB Type-C interface 21 by default.
In the mode shown in fig. 4, the USB Type-C driver chip and the debug unit are connected to the pins on the same side of the multi-way analog switch, and the pins on the other side of the multi-way analog switch are connected to the first group of pins, so that the flexible switching between the debug function and other functions is realized without additionally reserving a debug interface on the terminal and disassembling the shell of the terminal, the operation is simple and easy, and since the debug signal is sent to the debug unit through the USB Type-C interface, even if the main control chip of the terminal cannot normally operate, the debug unit can be controlled to perform boundary scan or vector emulation through the USB Type-C interface as long as the main control chip of the terminal is powered on, and the debug unit can be controlled to perform JTAG debug or program error correction operation when the main control chip starts to operate, the debug means are various, the method is simple to operate, and can better meet the debugging requirement on the terminal.
For example, fig. 5 is a schematic signal transmission diagram of the scheme shown in fig. 4, and the connection between the debug unit and the USB Type-C interface in fig. 5 is in a connected state. The types of all chips involved in fig. 5 can be specifically selected according to specific needs, for example, the USB Type-C driver chip can be specifically a chip RTS5400, the multiplexing analog switch can be specifically a chip TS2PCIE412, and the like. In fig. 5, the debugging device sends a debugging signal to the USB Type-C interface through the patch panel, where the debugging signal may include at least one of the following signals: a switching signal SW, test reservation signals SEL0 and SEL1, a test clock signal TCK, a test data input signal TDI, a test data output signal TDO, a test function select signal TMS, and a test reset signal TRST. The switching signal SW is used for controlling the switch position of the multi-path analog switch, when the level of the switching signal SW is high level, the multi-path analog switch is connected with the debugging unit, and when the switching signal SW is low level, the multi-path analog switch is connected with the USB Type-C driving chip of the debugging unit. The test function select signal TMS is used to specifically select which block of the debug unit performs a debug operation, and the test reserve signals SEL0 and SEL1 are used to select a specific operation mode for debugging when a plurality of operation modes are included in the block performing debugging. The specific implementation manner and beneficial effects of the scheme shown in fig. 5 are similar to those of fig. 4, and are not described again here.
Fig. 6 is a schematic diagram of an implementation manner of another terminal structure provided in the embodiment of the application, in the manner shown in fig. 5, a functional unit 222 is connected to a USB Type-C driver chip 24, and the USB Type-C driver chip 24 and a multi-channel analog switch 23 are respectively connected to a second group of pins and a first group of pins of a USB Type-C interface.
In this implementation, the connection between the USB Type-C driver chip 24 and the USB Type-C interface 21 is always connected, and the connection between the debugging unit 221 and the USB Type-C interface 21 is only turned on during debugging.
In the mode shown in fig. 6, the USB Type-C driver chip and the multi-channel analog switch are respectively connected to the second group of pins and the first group of pins of the USB Type-C interface, so that the terminal can be debugged without affecting other functions of the terminal, and better use and debugging experience is achieved.
Fig. 7 is a schematic signal transmission diagram of the scheme shown in fig. 6, and a connection between the debug unit and the USB Type-C interface in fig. 7 is in a connected state. The types of all chips involved in fig. 7 can be specifically selected according to specific needs, for example, the USB Type-C driver chip can be specifically a chip RTS5400, the multiplexing analog switch can be specifically a chip TS2PCIE412, and the like. In fig. 7, the debugging device sends the debugging signal to the first group of pins on the USB Type-C interface through the adapter board, and then sends the debugging signal to the debugging unit through the first group of pins, where the debugging signal may include at least one of the following signals: a switching signal SW, test reservation signals SEL0 and SEL1, a test clock signal TCK, a test data input signal TDI, a test data output signal TDO, a test function select signal TMS, and a test reset signal TRST. The switching signal SW is used for controlling the switch position of the multi-path analog switch, and when the level of the switching signal SW is high level, the multi-path analog switch is connected with the debugging unit. The test function select signal TMS is used to specifically select which block of the debug unit performs a debug operation, and the test reserve signals SEL0 and SEL1 are used to select a specific operation mode for debugging when a plurality of operation modes are included in the block performing debugging. And a signal which is sent by the debugging equipment and used for controlling the functional unit is sent to a second group of pins of the USB Type-C interface through the adapter plate, and then is sent to the functional unit through the second group of pins. It should be noted here that, since the USB Type-C driver chip and the multiple analog switches are respectively connected to the second group of pins and the first group of pins of the USB Type-C interface, the switching signal SW only participates in controlling the multiple analog switches to connect or disconnect the debugging unit and the USB Type-C interface, without affecting the operation of the Type-C driver chip. The specific implementation manner and beneficial effects of the scheme shown in fig. 7 are similar to those of fig. 6, and are not described again here.
The embodiment of the application further provides a debugging system, which comprises the debugging equipment, the adapter plate and the terminal shown in any embodiment, wherein the adapter plate is communicated with the debugging equipment and the USB Type-C interface of the terminal. The implementation manner and the advantageous effects of the system are similar to those of the corresponding terminal embodiment and are not described herein again.
The embodiment of the application further provides a debugging system, which comprises a debugging device and the terminal shown in any embodiment, wherein the debugging device comprises a patch panel, and the patch panel is connected to the USB Type-C interface of the terminal. The implementation manner and the advantageous effects of the system are similar to those of the corresponding terminal embodiment and are not described herein again.
Fig. 8 is a flowchart illustrating a debugging method according to an embodiment of the present application, where the method can be applied to the terminal shown in fig. 3. As shown in fig. 8, the method includes the steps of:
s11, when a debugging signal is input into the USB Type-C interface of the terminal, the debugging signal is received by the multi-channel analog switch of the terminal, the debugging signal carries a switching signal, and the switching signal meets a first preset condition.
The debugging unit comprises a vector simulation module, a boundary scanning module and one or more of the following modules:
JTAG debug unit, program error correction module.
And S12, connecting the debugging unit and the USB Type-C interface through a multi-channel analog switch of the terminal, and forwarding the debugging signal to the debugging unit, wherein the debugging signal is used for controlling the debugging unit to execute debugging operation.
The implementation manner and the beneficial effects of the method provided by this embodiment are similar to those of the scheme in the embodiment in fig. 3, and are not described herein again.
Fig. 9 is a schematic flowchart of a debugging method provided in an embodiment of the present application, where the method can be applied to the terminal shown in the embodiment of fig. 4. As shown in fig. 9, the method includes the steps of:
and S21, when a debugging signal is input into the USB Type-C interface of the terminal, receiving the debugging signal by the multi-channel analog switch of the terminal.
S22, the multi-channel analog switch of the terminal determines whether the debugging signal meets a first preset condition, if so, S23 is executed, and if not, S24 is executed.
And S23, connecting the debugging unit and the USB Type-C interface through a multi-path analog switch of the terminal, and forwarding the debugging signal to the debugging unit so that the debugging unit executes debugging operation.
S24, the multi-channel analog switch at the terminal determines that the debugging signal meets a second preset condition, and the multi-channel analog switch at the terminal is connected with the USB Type-C drive chip and the USB Type-C interface.
When no debugging signal is input into the USB Type-C interface, the multi-path analog switch is connected with the USB Type-C drive chip and the USB Type-C interface in a default mode.
The implementation manner and the beneficial effect of the method provided by this embodiment are similar to those of the scheme in the embodiment in fig. 4, and are not described herein again.
In the several embodiments provided in the present application, it should be understood that the disclosed apparatus and method may be implemented in other ways. For example, the above-described apparatus embodiments are merely illustrative, and for example, the division of the units is only one logical division, and other divisions may be realized in practice, for example, a plurality of units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present application may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit. The integrated unit can be realized in a form of hardware, or in a form of hardware plus a software functional unit.
The above-described software functional portions may be stored in the storage unit. The storage unit includes several instructions for causing a computer device (which may be a personal computer, a server, or a network device) or a processor (processor) to perform some steps of the methods described in the embodiments of the present application. The memory cell includes: one or more memories such as Read-Only Memory (ROM), Random Access Memory (RAM), electrically erasable programmable Read-Only Memory (EEPROM), and the like. The storage unit may be separate or integrated with the processor.
It is obvious to those skilled in the art that, for convenience and simplicity of description, the foregoing division of the functional modules is merely used as an example, and in practical applications, the above function distribution may be performed by different functional modules according to needs, that is, the internal structure of the device is divided into different functional modules to perform all or part of the above described functions. For the specific working process of the device described above, reference may be made to the corresponding process in the foregoing method embodiment, which is not described herein again.
Those of ordinary skill in the art will understand that: the various numerical designations of first, second, etc. referred to herein are merely used for descriptive purposes and are not intended to limit the scope of the embodiments of the present application.
It should be understood by those of ordinary skill in the art that, in the various embodiments of the present application, the sequence numbers of the above-mentioned processes do not mean the execution sequence, and the execution sequence of the processes should be determined by their functions and inherent logic, and should not limit the implementation process of the embodiments of the present application.
In the above embodiments, the implementation may be wholly or partially realized by software, hardware, firmware, or any combination thereof. When implemented in software, may be implemented in whole or in part in the form of a computer program product. The computer program product includes one or more computer instructions. When loaded and executed on a computer, cause the processes or functions described in accordance with the embodiments of the invention to occur, in whole or in part. The computer may be a general purpose computer, a special purpose computer, a network of computers, or other programmable device. The computer instructions may be stored in a computer readable storage medium or transmitted from one computer readable storage medium to another, for example, from one website site, computer, server, or data center to another website site, computer, server, or data center via wired (e.g., coaxial cable, fiber optic, Digital Subscriber Line (DSL)) or wireless (e.g., infrared, wireless, microwave, etc.). The computer-readable storage medium can be any available medium that can be accessed by a computer or a data storage device, such as a server, a data center, etc., that incorporates one or more of the available media. The usable medium may be a magnetic medium (e.g., floppy Disk, hard Disk, magnetic tape), an optical medium (e.g., DVD), or a semiconductor medium (e.g., Solid State Disk (SSD)), among others.
Finally, it should be noted that: the above embodiments are only used for illustrating the technical solutions of the present application, and not for limiting the same; although the present application has been described in detail with reference to the foregoing embodiments, it should be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some or all of the technical features may be equivalently replaced; and the modifications or the substitutions do not make the essence of the corresponding technical solutions depart from the scope of the technical solutions of the embodiments of the present application.

Claims (8)

1. The utility model provides a terminal, includes USB Type-C interface, main control chip is including debugging unit, its characterized in that, the terminal still includes: a multi-channel analog switch;
the debugging unit is connected to the multi-path analog switch, and the multi-path analog switch is connected to the USB Type-C interface;
when a debugging signal is input into the USB Type-C interface of the terminal, the multi-path analog switch receives the debugging signal, wherein the debugging signal carries a switching signal;
when the switching signal meets a first preset condition, the multi-path analog switch connects the connection between the debugging unit and the USB Type-C interface, and forwards the debugging signal to the debugging unit, wherein the debugging signal is used for controlling the debugging unit to execute debugging operation;
the debugging unit comprises a vector simulation module, a boundary scanning module and one or more of the following modules: JTAG debug unit, program error correction module.
2. The terminal of claim 1, wherein the USB Type-C interface comprises a first set of pins and a second set of pins, and wherein the multi-way analog switch is coupled to the first set of pins.
3. The terminal of claim 2, further comprising: the USB Type-C driving chip, the said main control chip also includes the functional unit;
the functional unit is connected to the USB Type-C driving chip, the USB Type-C driving chip is connected to the multi-path analog switch, when the multi-path analog switch is connected with the debugging unit and the USB Type-C, the connection between the USB Type-C driving chip and the USB Type-C is disconnected, and when the multi-path analog switch is disconnected with the USB Type-C, the connection between the USB Type-C driving chip and the USB Type-C is connected; or
The functional unit is connected to the USB Type-C driver chip, and the USB Type-C driver chip is connected to the second group of pins.
4. A debugging system, comprising: debugging device, patch panel, and terminal according to any one of claims 1 to 3, said patch panel communicating said debugging device with said USB Type-C interface.
5. A debugging system, comprising: a debugging device and a terminal according to any one of claims 1 to 3, wherein a patch panel is included in the debugging device, and the patch panel is connected to the USB Type-C interface.
6. A debugging method is suitable for a terminal, the terminal comprises a USB Type-C interface and a main control chip, the main control chip comprises a debugging unit, and the terminal is characterized by further comprising: a multi-channel analog switch;
the debugging unit is connected to the multi-path analog switch, and the multi-path analog switch is connected to the USB Type-C interface;
the method comprises the following steps:
when a debugging signal is input into a USB Type-C interface of the terminal, a multi-channel analog switch of the terminal receives the debugging signal, the debugging signal carries a switching signal, and the switching signal meets a first preset condition;
a multi-channel analog switch of the terminal is connected with the debugging unit and the USB Type-C interface, and the debugging signal is transmitted to the debugging unit, wherein the debugging signal is used for controlling the debugging unit to execute debugging operation;
the debugging unit comprises a vector simulation module, a boundary scanning module and one or more of the following modules: JTAG debug unit, program error correction module.
7. The method of claim 6, wherein the USB Type-C interface comprises a first set of pins and a second set of pins, and wherein the multi-way analog switch is connected to the first set of pins.
8. The method of claim 7, wherein the terminal further comprises: the USB Type-C driving chip, the said main control chip also includes the functional unit;
the functional unit is connected to the USB Type-C driving chip, and the USB Type-C driving chip is connected to the multi-path analog switch;
the method further comprises the following steps:
and when the switching signal meets a second preset condition or no debugging signal is input into the USB Type-C interface of the terminal, the multi-channel analog switch of the terminal is connected with the USB Type-C driving chip and the USB Type-C interface.
CN201780005457.3A 2017-01-19 2017-04-25 Terminal, debugging system and debugging method Active CN108496158B (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN201710051812 2017-01-19
CN2017100518122 2017-01-19
PCT/CN2017/081925 WO2018133242A1 (en) 2017-01-19 2017-04-25 Terminal, debugging system, and debugging method

Publications (2)

Publication Number Publication Date
CN108496158A CN108496158A (en) 2018-09-04
CN108496158B true CN108496158B (en) 2021-03-23

Family

ID=62907663

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201780005457.3A Active CN108496158B (en) 2017-01-19 2017-04-25 Terminal, debugging system and debugging method

Country Status (2)

Country Link
CN (1) CN108496158B (en)
WO (1) WO2018133242A1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109787358A (en) * 2019-01-18 2019-05-21 南京深科博业电气股份有限公司 Self-powered intelligent comprehensive protection location based on Micro USB
CN111831471B (en) * 2019-04-18 2023-03-03 华为终端有限公司 User terminal, debugging equipment and data backup method
CN110716831B (en) * 2019-09-20 2022-08-02 厦门亿联网络技术股份有限公司 Terminal, debugging system of USB (universal serial bus) equipment and debugging method of USB equipment
CN111190367B (en) * 2019-12-31 2020-12-08 龙新恋景科技(北京)有限公司 Control method and device for slot position of cabinet machine
CN111651385A (en) * 2020-04-28 2020-09-11 中国科学院微电子研究所 Dual-channel data transmission device and system
CN111897762B (en) * 2020-08-06 2023-03-14 深圳市信锐网科技术有限公司 Terminal equipment, line connection method and device and storage medium
CN112162894B (en) * 2020-09-25 2022-06-21 展讯通信(上海)有限公司 Chip and debugging subassembly, debug system thereof

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101452051A (en) * 2007-12-04 2009-06-10 联想移动通信科技有限公司 Data processing device and method

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080002344A (en) * 2006-06-30 2008-01-04 엘지전자 주식회사 Module for jtag port connect and mobile station thereof
US8886996B2 (en) * 2012-04-02 2014-11-11 Compal Electronics, Inc. Debugging device and method for performing a debugging process to a target system
US9606175B2 (en) * 2014-12-26 2017-03-28 Intel Corporation Reprogramming a port controller via its own external port
TW201627862A (en) * 2015-01-26 2016-08-01 鴻海精密工業股份有限公司 Debug circuit, debug request circuit and debug system
CN105242665B (en) * 2015-11-17 2018-12-04 绵阳市维博电子有限责任公司 A kind of jtag interface signal processing circuit and system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101452051A (en) * 2007-12-04 2009-06-10 联想移动通信科技有限公司 Data processing device and method

Also Published As

Publication number Publication date
WO2018133242A1 (en) 2018-07-26
CN108496158A (en) 2018-09-04

Similar Documents

Publication Publication Date Title
CN108496158B (en) Terminal, debugging system and debugging method
CN102288902B (en) logic device and method supporting scan test
CN108475227B (en) Test functional assembly and data debugging method
KR100787974B1 (en) Portable device and multi-center processing unit testing system and testing method using the same
CN109902014A (en) A kind of server system shares method, apparatus, controlled terminal and the storage medium of serial ports
US11703910B2 (en) Docking station, electrical device, and method for configuring basic input output system
CN103888970A (en) Test equipment
CN104636303B (en) A kind of bus control method, electronic equipment and bus system
CN113918219A (en) Chip internal signal output control method, chip and electronic equipment
CN111049706B (en) Communication module testing device
CN105589026A (en) Large switch matrix testing device
TW201430358A (en) Switchable debug card
CN217010875U (en) Radio frequency test equipment and system
CN112882773B (en) Network performance detection method, device, test terminal and storage medium
CN106803776B (en) Radio frequency front end testing device and radio frequency front end testing method
CN108009113B (en) Method for realizing debugging serial port in double-master control system
CN109994147B (en) Testing device and method for solid state disk
KR20080002344A (en) Module for jtag port connect and mobile station thereof
CN110087291B (en) Low-power-consumption control method for WWAN electronic equipment and electronic equipment
CN217606353U (en) Interface circuit and electronic device
CN209728109U (en) Online Transaction Processing and its power board
CN210201833U (en) Expansion device for radio frequency test port
CN113608935B (en) Method, system, equipment and medium for testing network card
CN116010326A (en) Signal control circuit and signal control method
CN213661607U (en) SIM card switching device and SIM card testing device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant