CN108400899A - A kind of remote update system and method for FPGA - Google Patents
A kind of remote update system and method for FPGA Download PDFInfo
- Publication number
- CN108400899A CN108400899A CN201810585337.1A CN201810585337A CN108400899A CN 108400899 A CN108400899 A CN 108400899A CN 201810585337 A CN201810585337 A CN 201810585337A CN 108400899 A CN108400899 A CN 108400899A
- Authority
- CN
- China
- Prior art keywords
- fpga
- jtag
- usb
- pcie
- turns
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/08—Configuration management of networks or network elements
- H04L41/0803—Configuration setting
- H04L41/0813—Configuration setting characterised by the conditions triggering a change of settings
- H04L41/082—Configuration setting characterised by the conditions triggering a change of settings the condition being updates or upgrades of network functionality
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L67/00—Network arrangements or protocols for supporting network services or applications
- H04L67/34—Network arrangements or protocols for supporting network services or applications involving the movement of software or configuration parameters
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stored Programmes (AREA)
Abstract
The invention discloses the remote update system of FPGA a kind of and methods, based on the PCIe device for being equipped with fpga chip, turn jtag interface including USB, USB is provided and turns jtag circuit, electric path for FPGA configuration upgradings, after usb signal on mainboard accesses PCIe device by PCIe interface, JTAG conversions are realized on PCIe device;USB turns JTAG drivings, realizes USB and turns JTAG protocol, provides and upgrades the clashing of FPGA, reading/writing method including upper computer module;Upper computer module passes through network, remote upgrade PCIe device.The remote update system and method for the FPGA is compared with prior art, by remote management to FPGA and upgrading, the efficiency of FPGA upgradings is improved, the maintenance cost of the PCIe based on FPGA is reduced, the ease for use and maintainability of FPGA in systems are greatly improved, it is highly practical.
Description
Technical field
The present invention relates to field of computer technology, especially specifically a kind of highly practical, FPGA remote update system
And method.
Background technology
With deepening constantly for informatization, the PCIe device based on FPGA is more and more applied to different field
System in, such as geological mapping, the PCIe data collecting device of disaster monitoring FIELD Data acquisition system, aviation electronics field is logical
The PCIe interface protocol extension equipment of letter system, PCIe control devices of industrial control field control system etc..With application
Being continuously increased of demand, the continuous improvement of device integration, the PCIe device based on FPGA integrated in each application system
Quantity is more and more, and the functional category of realization is also more and more.
But as the PCIe device based on FPGA integrated in system increases, the management to the PCIe device based on FPGA
Become more complicated and difficult with safeguarding.Traditional FPGA upgradings use jtag interface, can only be by the FPGA on a JTAG chain
It is reconfigured, if FPGA on different mainboards, just can not simultaneously configure the FPGA of multiple mainboards, maintenance personnel
It can only take a significant amount of time and safeguard one by one, this mode maintenance efficiency is low, maintenance cost is high.
Based on this, the present invention proposes a kind of remote upgrade that FPGA may be implemented and parallel upgrade, improves FPGA liters
Grade efficiency, reduce the PCIe based on FPGA maintenance cost FPGA remote update system and method.
Invention content
The technical assignment of the present invention is to be directed to the above shortcoming, provides a kind of highly practical, FPGA remote upgrade system
System and method.
A kind of remote update system of FPGA, based on the PCIe device for being equipped with fpga chip, including,
USB turns jtag interface, provides USB and turns jtag circuit, for the electric path of FPGA configuration upgradings, the USB on mainboard
After signal accesses PCIe device by PCIe interface, JTAG conversions are realized on PCIe device;
USB turns JTAG drivings, realizes USB and turns JTAG protocol, provides and upgrades the clashing of FPGA, read-write side including upper computer module
Method;
Upper computer module passes through network, remote upgrade PCIe device.
In the upper computer module, by checking that the FPGA PCIe devices on corresponding IP address host, control USB turn
JTAG drivings start, long-range parallel upgrading polylith PCIe device.
A kind of remote upgrade method of FPGA, realization process are:
One, host is accessed by upper computer module first, control starts USB and turns JTAG drivings, and selection needs the PCIe upgraded to set
It is standby;
Two, USB turns the USB that jtag interface provides and turns the electric path that jtag circuit connects FPGA configuration upgradings, in host mainboard
On usb signal by PCIe interface access PCIe device after, on PCIe device realize JTAG conversion, then carry out PCIe set
Standby upgrading.
In the step 1, upper computer module accesses N platform hosts by network, several peaces are each equipped in every host
The PCIe device for filling fpga chip is deployed with USB on every host and turns JTAG drivings, which turns JTAG and be driven through USB
Turn JTAG protocol, upper computer module upgrading the clashing of FPGA, reading/writing method are provided.
In the step 2, USB turns jtag interface and is set for the usb signal on mainboard to be accessed PCIe by PCIe interface
It is standby, and JTAG conversions are realized on PCIe device, to realize that FPGA configuration upgradings provide electric path, then by upper computer module
The PCIe device on corresponding IP address host is checked by network, JTAG drivings is turned by USB, according to user demand, remotely simultaneously
Capable is the configuration that PCIe device carries out FPGA, realizes remote upgrade and the maintenance of FPGA.
The remote update system and method for a kind of FPGA of the present invention, has the following advantages:
The remote update system and method for a kind of FPGA of the present invention, by designing USB- on the PCIe device based on FPGA
Jtag interface coordinates upper computer software and USB-JTAG drivings, to the FPGA on PCIe device can in real time online match
It sets, realizes the upgrading of hardware capability;Upper computer software can also check the FPGA on corresponding IP address host by network
PCIe device realizes the remote upgrade of FPGA;Meanwhile can be updated simultaneously between multiple FPGA PCIe devices, system is whole
Update time greatly shorten;By remote management to FPGA and upgrading, the efficiency of FPGA upgradings is improved, reduces and is based on
The maintenance cost of the PCIe of FPGA greatly improves the ease for use and maintainability of FPGA in systems, highly practical, is applicable in
It is in extensive range, convenient for promoting the use of.
Description of the drawings
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technology description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
The embodiment of invention for those of ordinary skill in the art without creative efforts, can also basis
The attached drawing of offer obtains other attached drawings.
Attached drawing 1 is present system implementation example figure.
Attached drawing 2 is that the method for the present invention realizes instance graph.
Specific implementation mode
In order to make those skilled in the art more fully understand the solution of the present invention, With reference to embodiment to this
Invention is described in further detail.Obviously, described embodiments are only a part of the embodiments of the present invention, rather than all
Embodiment.Based on the embodiments of the present invention, those of ordinary skill in the art institute without making creative work
The every other embodiment obtained, shall fall within the protection scope of the present invention.
As shown in Fig. 1, a kind of remote update system of FPGA, based on the PCIe device for being equipped with fpga chip, including,
USB turns jtag interface, provides USB and turns jtag circuit, for the electric path of FPGA configuration upgradings, the USB on mainboard
After signal accesses PCIe device by PCIe interface, JTAG conversions are realized on PCIe device;
USB turns JTAG drivings, realizes USB and turns JTAG protocol, provides and upgrades the clashing of FPGA, read-write side including upper computer module
Method;
Upper computer module passes through network, remote upgrade PCIe device.
In the upper computer module, by checking that the FPGA PCIe devices on corresponding IP address host, control USB turn
JTAG drivings start, long-range parallel upgrading PCIe device of the polylith based on FPGA.
As shown in Fig. 2, a kind of remote upgrade method of FPGA, realization process are:
One, host is accessed by upper computer module first, control starts USB and turns JTAG drivings, and selection needs the PCIe upgraded to set
It is standby;
Two, USB turns the USB that jtag interface provides and turns the electric path that jtag circuit connects FPGA configuration upgradings, in host mainboard
On usb signal by PCIe interface access PCIe device after, on PCIe device realize JTAG conversion, then carry out PCIe set
Standby upgrading.
In the step 1, upper computer module accesses N platform hosts by network, several peaces are each equipped in every host
The PCIe device for filling fpga chip is deployed with USB on every host and turns JTAG drivings, which turns JTAG and be driven through USB
Turn JTAG protocol, upper computer module upgrading the clashing of FPGA, reading/writing method are provided.
In the step 2, USB turns jtag interface and is set for the usb signal on mainboard to be accessed PCIe by PCIe interface
It is standby, and JTAG conversions are realized on PCIe device, to realize that FPGA configuration upgradings provide electric path, then by upper computer module
The PCIe device on corresponding IP address host is checked by network, JTAG drivings is turned by USB, according to user demand, remotely simultaneously
Capable is the configuration that PCIe device carries out FPGA, realizes remote upgrade and the maintenance of FPGA.
As shown in Fig. 1, it is driven by upper computer software and USB-JTAG, it can be on the PCIe device based on FPGA
FPGA carries out real-time Configuration Online, realizes the upgrading of hardware capability;Upper computer software can also check corresponding IP by network
The remote upgrade and parallel upgrade of FPGA may be implemented in FPGA PCIe devices on the host of address, improves the effect of FPGA upgradings
Rate reduces the maintenance cost of the PCIe based on FPGA, greatly improves the ease for use and maintainability of FPGA in systems;
Attached drawing 2 illustrates the design of USB-JTAG circuit modules on the PCIe device based on FPGA, and USB-JTAG circuit modules are FPGA
The upgrading of long-range and parallel deployment provide electric path.Below in conjunction with attached drawing 1 and attached drawing 2, with the long-range liter of FPGA a kind of
In grade method, there is N number of host, the present invention is solved for embodiment equipped with 2 PCIe devices based on FPGA on each host
It releases, but is not limited only to this.
1)In a kind of remote upgrade method of FPGA, upper computer software module can pass through network and access multiple host, main
Machine 1, host 2 ... ..., host N, as shown in Fig. 1.
2)In a kind of remote upgrade method of FPGA, it is deployed with USB-JTAG drive modules on every host, realizes
USB-JTAG agreements provide the methods of clashing, read and write for upper computer module upgrading FPGA.
3)Every host is furnished with 2 PCIe devices based on FPGA, equipment 1-1, equipment 1-2, equipment 2-1, equipment 2-
2 ... ..., equipment N-1, equipment N-2, as shown in Fig. 1.
4)In a kind of remote upgrade method of FPGA, the usb signal on mainboard is passed through PCIe by USB-JTAG circuit modules
Interface accesses the PCIe device based on FPGA, and JTAG conversions are realized on PCIe device, to realize that FPGA configuration upgradings provide
Electric path, as shown in Fig. 2.
5)Upper computer software module checks the FPGA PCIe devices on corresponding IP address host by network, passes through USB-
JTAG drives, and according to user demand, and long-range, parallel is that the different PCIe devices based on FPGA carry out matching for FPGA
It sets, realizes remote upgrade and the maintenance of FPGA.
Above-mentioned specific implementation mode is only the specific case of the present invention, and scope of patent protection of the invention includes but not limited to
It is above-mentioned specific implementation mode, the remote update system of any FPGA for meeting the present invention and claims of method and any
The appropriate change or replacement that the those of ordinary skill of the technical field does it should all fall into the patent protection model of the present invention
It encloses.
Claims (5)
1. a kind of remote update system of FPGA, which is characterized in that based on the PCIe device for being equipped with fpga chip, including,
USB turns jtag interface, provides USB and turns jtag circuit, for the electric path of FPGA configuration upgradings, the USB on mainboard
After signal accesses PCIe device by PCIe interface, JTAG conversions are realized on PCIe device;
USB turns JTAG drivings, realizes USB and turns JTAG protocol, provides and upgrades the clashing of FPGA, read-write side including upper computer module
Method;
Upper computer module passes through network, remote upgrade PCIe device.
2. the remote update system of FPGA according to claim 1 a kind of, which is characterized in that in the upper computer module,
By checking that the FPGA PCIe devices on corresponding IP address host, control USB turn JTAG drivings and start, long-range parallel liter
Grade polylith PCIe device.
3. a kind of remote upgrade method of FPGA, which is characterized in that its realization process is:
One, host is accessed by upper computer module first, control starts USB and turns JTAG drivings, and selection needs the PCIe upgraded to set
It is standby;
Two, USB turns the USB that jtag interface provides and turns the electric path that jtag circuit connects FPGA configuration upgradings, in host mainboard
On usb signal by PCIe interface access PCIe device after, on PCIe device realize JTAG conversion, then carry out PCIe set
Standby upgrading.
4. the remote upgrade method of FPGA according to claim 3 a kind of, which is characterized in that upper in the step 1
Machine module accesses N platform hosts by network, the PCIe device of several installation fpga chips is each equipped in every host, every
It is deployed with USB on platform host and turns JTAG drivings, which turns JTAG and be driven through USB to turn JTAG protocol, provides upper computer module
Upgrading the clashing of FPGA, reading/writing method.
5. the remote upgrade method of FPGA according to claim 3 a kind of, which is characterized in that in the step 2, USB turns
Jtag interface is used to the usb signal on mainboard accessing PCIe device by PCIe interface, and JTAG is realized on PCIe device
Conversion to realize that FPGA configuration upgradings provide electric path, then checks corresponding IP address master by upper computer module by network
PCIe device on machine turns JTAG drivings by USB, long-range parallel for PCIe device progress FPGA's according to user demand
Configuration, realizes remote upgrade and the maintenance of FPGA.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810585337.1A CN108400899A (en) | 2018-06-08 | 2018-06-08 | A kind of remote update system and method for FPGA |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810585337.1A CN108400899A (en) | 2018-06-08 | 2018-06-08 | A kind of remote update system and method for FPGA |
Publications (1)
Publication Number | Publication Date |
---|---|
CN108400899A true CN108400899A (en) | 2018-08-14 |
Family
ID=63093337
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810585337.1A Pending CN108400899A (en) | 2018-06-08 | 2018-06-08 | A kind of remote update system and method for FPGA |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN108400899A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109684240A (en) * | 2018-12-17 | 2019-04-26 | 北京无线电测量研究所 | A kind of jtag interface equipment O&M server, terminal and method |
CN111124887A (en) * | 2019-11-25 | 2020-05-08 | 四川长虹电器股份有限公司 | Simulation verification method of RISC-V DEBUG system |
WO2020114431A1 (en) * | 2018-12-05 | 2020-06-11 | 华为技术有限公司 | Fpga upgrading method based on pcie interface |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7685380B1 (en) * | 2005-06-29 | 2010-03-23 | Xilinx, Inc. | Method for using configuration memory for data storage and read operations |
CN102609288A (en) * | 2012-02-14 | 2012-07-25 | 上海三一精机有限公司 | FPGA/CPLD (Field Programmable Gate Array/Complex Programmable Logic Device)-based program downloader |
CN102609286A (en) * | 2012-02-10 | 2012-07-25 | 株洲南车时代电气股份有限公司 | System for updating FPGA (Field Programmable Gate Array) configuration program from a long distance based on control of processor and method therefor |
CN104216747A (en) * | 2014-09-03 | 2014-12-17 | 中国电子科技集团公司第三十四研究所 | Multi-JTAG (joint test action group) interface electronic equipment upgrading system |
CN105279127A (en) * | 2015-11-25 | 2016-01-27 | 哈尔滨工业大学 | FPGA program downloading system based on PCI or PCIe bus, and method |
CN106227557A (en) * | 2016-07-13 | 2016-12-14 | 深圳市飞鸿光电子有限公司 | A kind of PLD based on GPON, EPON loads hardware circuit and the method for FLASH |
CN106647519A (en) * | 2016-12-30 | 2017-05-10 | 中国科学技术大学 | Multifunctional USB-JTAG interface FPGA download line based on single-chip microcomputer |
CN106909425A (en) * | 2017-03-03 | 2017-06-30 | 中国电子科技集团公司第五十四研究所 | A kind of DSP and FPGA system online upgrading method |
CN107038040A (en) * | 2016-11-01 | 2017-08-11 | 中国人民解放军国防科学技术大学 | FPGA based on PCIE more new systems and update method |
CN107066276A (en) * | 2017-04-17 | 2017-08-18 | 中国电子科技集团公司第三十四研究所 | The method that a kind of FPGA device Remote configuration in communication equipment updates |
-
2018
- 2018-06-08 CN CN201810585337.1A patent/CN108400899A/en active Pending
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7685380B1 (en) * | 2005-06-29 | 2010-03-23 | Xilinx, Inc. | Method for using configuration memory for data storage and read operations |
CN102609286A (en) * | 2012-02-10 | 2012-07-25 | 株洲南车时代电气股份有限公司 | System for updating FPGA (Field Programmable Gate Array) configuration program from a long distance based on control of processor and method therefor |
CN102609288A (en) * | 2012-02-14 | 2012-07-25 | 上海三一精机有限公司 | FPGA/CPLD (Field Programmable Gate Array/Complex Programmable Logic Device)-based program downloader |
CN104216747A (en) * | 2014-09-03 | 2014-12-17 | 中国电子科技集团公司第三十四研究所 | Multi-JTAG (joint test action group) interface electronic equipment upgrading system |
CN105279127A (en) * | 2015-11-25 | 2016-01-27 | 哈尔滨工业大学 | FPGA program downloading system based on PCI or PCIe bus, and method |
CN106227557A (en) * | 2016-07-13 | 2016-12-14 | 深圳市飞鸿光电子有限公司 | A kind of PLD based on GPON, EPON loads hardware circuit and the method for FLASH |
CN107038040A (en) * | 2016-11-01 | 2017-08-11 | 中国人民解放军国防科学技术大学 | FPGA based on PCIE more new systems and update method |
CN106647519A (en) * | 2016-12-30 | 2017-05-10 | 中国科学技术大学 | Multifunctional USB-JTAG interface FPGA download line based on single-chip microcomputer |
CN106909425A (en) * | 2017-03-03 | 2017-06-30 | 中国电子科技集团公司第五十四研究所 | A kind of DSP and FPGA system online upgrading method |
CN107066276A (en) * | 2017-04-17 | 2017-08-18 | 中国电子科技集团公司第三十四研究所 | The method that a kind of FPGA device Remote configuration in communication equipment updates |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020114431A1 (en) * | 2018-12-05 | 2020-06-11 | 华为技术有限公司 | Fpga upgrading method based on pcie interface |
US11500650B2 (en) | 2018-12-05 | 2022-11-15 | Huawei Technologies Co., Ltd. | FPGA upgrade method based on PCIe interface |
CN109684240A (en) * | 2018-12-17 | 2019-04-26 | 北京无线电测量研究所 | A kind of jtag interface equipment O&M server, terminal and method |
CN111124887A (en) * | 2019-11-25 | 2020-05-08 | 四川长虹电器股份有限公司 | Simulation verification method of RISC-V DEBUG system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102495565B (en) | Phased array radar antenna beam control device | |
CN106557340B (en) | Configuration method and device | |
CN101615106B (en) | Method and system for virtualizing SAS storage adapter | |
CN108400899A (en) | A kind of remote update system and method for FPGA | |
US9367510B2 (en) | Backplane controller for handling two SES sidebands using one SMBUS controller and handler controls blinking of LEDs of drives installed on backplane | |
CN206773693U (en) | A kind of PCIe Riser cards for meeting OCP Mezzanine card standards | |
CN109117407A (en) | A kind of management board and server | |
CN104050139A (en) | Method, apparatus, and system for improving inter-chip and single-wire communication for a serial interface | |
CN105511881A (en) | General airborne interactive data management method | |
CN104572384B (en) | A kind of more FPGA verification methods of chip | |
CN109116315A (en) | A kind of general purpose radar avionics simulation system | |
CN104635708A (en) | OPC UA (Unified Architecture) data acquisition module based on I-MX287 processor | |
CN109639547A (en) | A kind of portable multi-function gateway equipment for train | |
CN103678165A (en) | Storage device and method for connecting to host system via PCIe interface | |
CN103592549A (en) | Intelligent power system fault recorder | |
CN102253845B (en) | Server system | |
CN109241641B (en) | Dual-core ARM type SoC application verification realization method and application verification board | |
CN205721746U (en) | BIOS starts module and system board | |
CN101788888A (en) | Method for realizing target end driver and target end driver | |
CN105824581A (en) | IP (Internet Protocol) SAN (Storage Area Network) storage device and storage method thereof | |
CN109412970A (en) | Stream compression system, stream compression method, electronic equipment and storage medium | |
CN102241348A (en) | Quick debugging device for elevator | |
CN109710186A (en) | A kind of high-speed data processing and Transmission system based on eMMC array | |
CN204189089U (en) | A kind of server | |
Yan et al. | Study of the way to firmware program upgrade in FPGA reconfiguration of distributed geophysical instruments |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180814 |