CN206773693U - A kind of PCIe Riser cards for meeting OCP Mezzanine card standards - Google Patents
A kind of PCIe Riser cards for meeting OCP Mezzanine card standards Download PDFInfo
- Publication number
- CN206773693U CN206773693U CN201720667174.2U CN201720667174U CN206773693U CN 206773693 U CN206773693 U CN 206773693U CN 201720667174 U CN201720667174 U CN 201720667174U CN 206773693 U CN206773693 U CN 206773693U
- Authority
- CN
- China
- Prior art keywords
- pcie
- connectors
- ocp
- ds80pci810
- meeting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000012545 processing Methods 0.000 claims abstract description 17
- 230000005540 biological transmission Effects 0.000 claims description 6
- 238000010276 construction Methods 0.000 abstract description 2
- 238000013461 design Methods 0.000 abstract description 2
- 238000000034 method Methods 0.000 description 3
- 230000003321 amplification Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000009472 formulation Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
Landscapes
- Bus Control (AREA)
Abstract
The utility model discloses a kind of PCIe Riser cards for meeting OCP Mezzanine card standards, the PCIe Riser cards include PCIe connectors, PCIe redriver chips, PCIe connectors include PCIe input connectors, PCIe out connectors, the PCIe signals at mainboard end are drawn from PCIe input connectors, processing is amplified by PCIe redriver chips, and the PCIe signals after processing are connected to PCIe out connectors, externally export PCIe signals.The utility model PCIe Riser cards meet OCP Mezzanine card standards, the PCIe signals that externally 16 lane enhanced processings of output are crossed, the existing motherboard design with OCP Mezzanine card interfaces can be continued to use for the project for there are more PCIe demands, so that the construction cycle of project and cost are greatly lowered, the versatility of mainboard is improved.
Description
Technical field
It the utility model is related to system board card technique field, and in particular to one kind meets OCP Mezzanine card standards
PCIe Riser cards.
Background technology
OCP Mezzanine card standards are by OCP(Open computer project, open computerized project)Group
A kind of interlayer card standard of formulation is knitted, is snapped onto on mainboard, it is therefore an objective to is used for extending PCIe net in high density server
Card, SAS cards etc., its advantage are smaller than the PCIe card installing spaces of standard and have the flexibility of PCIe standard card concurrently.
At present on high density server mainboard, OCP Mezzanine card have been a kind of standard configurations, are mainly used to extend
PCIe network interface card, SAS cards etc., its advantage is smaller than the PCIe card installing spaces of standard and has the flexible of PCIe standard card concurrently
Property.
But some new project demands do not need PCIe network interface cards and SAS cards on mainboard, and more PCIe are needed to believe
Number output.If exploitation mainboard will result in the wasting of resources again, and greatly increase project development cycle and cost.Cause
This, on the basis of existing mainboard is continued to use, designing a kind of PCIe Riser cards for meeting OCP Mezzanine card standards is
Very necessary, which enhance the versatility of mainboard.
Utility model content
The technical problems to be solved in the utility model is:The utility model is directed to problem above, there is provided one kind meets OCP
The PCIe Riser cards of Mezzanine card standards.
Technical scheme is used by the utility model:
A kind of PCIe Riser cards for meeting OCP Mezzanine card standards, the PCIe Riser cards include PCIe
Connector, PCIe redriver chips, PCIe connectors include PCIe input connectors, PCIe out connectors, mainboard end
PCIe signals are drawn from PCIe input connectors, and processing is amplified by PCIe redriver chips, and by after processing
PCIe signals are connected to PCIe out connectors, externally export PCIe signals.
The PCIe input connectors include:OCP Conn A, OCP Conn B connectors, it is responsible for 16 on mainboard
Lane PCIe signals are incorporated into PCIe Riser cards, and send PCIe redriver chips to and be amplified processing.
The PCIe out connectors include Oculink Conn A, Oculink Conn B connectors, be responsible for be by
Signal after the processing of PCIe redriver chips is transferred to outside PCIe device by Oculink cable.
The PCIe out connectors are CDFP connectors.
The OCP Conn A connectors transmit PCIe [7:0] signal, OCP Conn B connectors transmission PCIe [15:8]
Signal;Oculink Conn A connectors transmit PCIe [7:0] signal, Oculink Conn B connectors transmission PCIe [15:8]
Signal.
The PCIe redriver chips include 4 DS80PCI810:DS80PCI810_1、DS80PCI810_2、
DS80PCI810_3, DS80PCI810_4, wherein DS80PCI810_1 and DS80PCI810_2 are used to handle PCIe [7:0] TX
With RX signals, DS80PCI810_3 and DS80PCI810_4 are used to handle PCIe [15:8] TX and RX signals.
By the enhanced processing of PCIe redriver chips, the integrality of PCIe signals is greatly improved, and increases simultaneously
The strong transmission range of signal, can better meet project application.
The PCIe Riser cards also include SMBus buses, and SMBus bus main functions are debugging PCIe redriver
Chip, specific debugging process are the debug tool provided under SMBUS slave patterns using redriver chips manufacturer
To debug each channel of chip parameter, and control parameter, for generating the hex configuration files of EEPROM needs.So
It is burnt to EEPROM by SMBus instruments afterwards to preserve, the value that EEPROM is read when chip is in Master patterns is interior to configure
The parameter in portion.
The SMBus buses reserve 0R resistance positions.
The beneficial effects of the utility model are:
The utility model PCIe Riser cards meet OCP Mezzanine card standards, externally export 16 lane amplifications
Treated PCIe signals.Redriver chip debud modes are more flexible, including local single-board debugging and remote online debugging.
The existing motherboard design with OCP Mezzanine card interfaces can be continued to use for the project for there are more PCIe demands so that
The construction cycle of project and cost are greatly lowered, and improve the versatility of mainboard.
Brief description of the drawings
Fig. 1 is the utility model PCIe Riser card functional block diagrams.
Embodiment
According to Figure of description, the utility model is further illustrated with reference to embodiment:
Embodiment 1
As shown in figure 1, a kind of PCIe Riser cards for meeting OCP Mezzanine card standards, the PCIe Riser
Card includes PCIe connectors, PCIe redriver chips, and PCIe connectors include PCIe input connectors, PCIe output connections
Device, the PCIe signals at mainboard end are drawn from PCIe input connectors, and processing is amplified by PCIe redriver chips, and
PCIe signals after processing are connected to PCIe out connectors, externally export PCIe signals.
Embodiment 2
On the basis of embodiment 1, PCIe input connectors include described in the present embodiment:OCP Conn A、OCP Conn
B connector, it is responsible for 16 lane PCIe signals on mainboard being incorporated into PCIe Riser cards, and sends PCIe to
Redriver chips are amplified processing.
Embodiment 3
On the basis of embodiment 1 or 2, PCIe out connectors described in the present embodiment include Oculink Conn A,
Oculink Conn B connectors, it is responsible for being to pass the signal after the processing of PCIe redriver chips by Oculink cable
It is defeated by outside PCIe device.
Embodiment 4
On the basis of embodiment 1 or 2, PCIe out connectors described in the present embodiment are CDFP connectors.
Embodiment 5
On the basis of embodiment 3, OCP Conn A connectors described in the present embodiment transmit PCIe [7:0] signal, OCP
Conn B connectors transmit PCIe [15:8] signal;Oculink Conn A connectors transmit PCIe [7:0] signal, Oculink
Conn B connectors transmit PCIe [15:8] signal.
Embodiment 6
On the basis of embodiment 5, PCIe redriver chips described in the present embodiment include 4 DS80PCI810:
DS80PCI810_1, DS80PCI810_2, DS80PCI810_3, DS80PCI810_4, wherein DS80PCI810_1 and
DS80PCI810_2 is used to handle PCIe [7:0] TX and RX signals, DS80PCI810_3 and DS80PCI810_4 are used to handle
PCIe[15:8] TX and RX signals.
By the enhanced processing of PCIe redriver chips, the integrality of PCIe signals is greatly improved, and increases simultaneously
The strong transmission range of signal, can better meet project application.
Embodiment 7
On the basis of embodiment 6, PCIe Riser cards described in the present embodiment also include SMBus buses, SMBus bus masters
It is debugging PCIe redriver chips to act on, and specific debugging process is to be used under SMBUS slave patterns
The debug tool that redriver chips manufacturer provides debug each channel of chip parameter, and control parameter, are used for
Generate the hex configuration files that EEPROM needs.Then it is burnt to EEPROM by SMBus instruments to preserve, when chip is in
During Master patterns read EEPROM value come configure inside parameter.
Embodiment 8
On the basis of embodiment 7, SMBus buses described in the present embodiment reserve 0R resistance positions, connect when by Header
When connecing device to the local debugging of Riser veneers progress, 0R resistance not piece uploadings, board SMBus homologous rays SMBus is isolated, this
Sample can improve debugging efficiency;After Riser snaps fits into cabinet, 0R resistance piece uploadings, by board SMBus homologous rays SMBus connections
Get up, PCIe redriver chips can so be debugged with remote online, avoid the trouble of dismounting cabinet.
Embodiment is merely to illustrate the utility model, and is not limitation of the utility model, relevant technical field
Those of ordinary skill, in the case where not departing from spirit and scope of the present utility model, it can also make a variety of changes and modification,
Therefore all equivalent technical schemes fall within category of the present utility model, and scope of patent protection of the present utility model should be by right
It is required that limit.
Claims (8)
- A kind of 1. PCIe Riser cards for meeting OCP Mezzanine card standards, it is characterised in that the PCIe Riser Card includes PCIe connectors, PCIe redriver chips, and PCIe connectors include PCIe input connectors, PCIe output connections Device, the PCIe signals at mainboard end are drawn from PCIe input connectors, and processing is amplified by PCIe redriver chips, and PCIe signals after processing are connected to PCIe out connectors, externally export PCIe signals.
- 2. a kind of PCIe Riser cards for meeting OCP Mezzanine card standards according to claim 1, its feature It is, the PCIe input connectors include:OCP Conn A, OCP Conn B connectors, it is responsible for 16 lane on mainboard PCIe signals are incorporated into PCIe Riser cards, and send PCIe redriver chips to and be amplified processing.
- 3. a kind of PCIe Riser cards for meeting OCP Mezzanine card standards according to claim 1 or 2, it is special Sign is that the PCIe out connectors include Oculink Conn A, Oculink Conn B connectors, are responsible for being by PCIe Signal after the processing of redriver chips is transferred to outside PCIe device by Oculink cable.
- 4. a kind of PCIe Riser cards for meeting OCP Mezzanine card standards according to claim 1 or 2, it is special Sign is that the PCIe out connectors are CDFP connectors.
- 5. a kind of PCIe Riser cards for meeting OCP Mezzanine card standards according to claim 3, its feature It is, the OCP Conn A connectors transmit PCIe [7:0] signal, OCP Conn B connectors transmission PCIe [15:8] believe Number;Oculink Conn A connectors transmit PCIe [7:0] signal, Oculink Conn B connectors transmission PCIe [15:8] believe Number.
- 6. a kind of PCIe Riser cards for meeting OCP Mezzanine card standards according to claim 5, its feature It is, the PCIe redriver chips include 4 DS80PCI810:DS80PCI810_1、DS80PCI810_2、 DS80PCI810_3, DS80PCI810_4, wherein DS80PCI810_1 and DS80PCI810_2 are used to handle PCIe [7:0] TX With RX signals, DS80PCI810_3 and DS80PCI810_4 are used to handle PCIe [15:8] TX and RX signals.
- 7. a kind of PCIe Riser cards for meeting OCP Mezzanine card standards according to claim 6, its feature It is, the PCIe Riser cards also include SMBus buses, are responsible for debugging PCIe redriver chips.
- 8. a kind of PCIe Riser cards for meeting OCP Mezzanine card standards according to claim 7, its feature It is, the SMBus buses reserve 0R resistance positions.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201720667174.2U CN206773693U (en) | 2017-06-09 | 2017-06-09 | A kind of PCIe Riser cards for meeting OCP Mezzanine card standards |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201720667174.2U CN206773693U (en) | 2017-06-09 | 2017-06-09 | A kind of PCIe Riser cards for meeting OCP Mezzanine card standards |
Publications (1)
Publication Number | Publication Date |
---|---|
CN206773693U true CN206773693U (en) | 2017-12-19 |
Family
ID=60637792
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201720667174.2U Active CN206773693U (en) | 2017-06-09 | 2017-06-09 | A kind of PCIe Riser cards for meeting OCP Mezzanine card standards |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN206773693U (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108153630A (en) * | 2017-12-21 | 2018-06-12 | 曙光信息产业股份有限公司 | A kind of signal-testing apparatus |
CN108170631A (en) * | 2017-12-29 | 2018-06-15 | 加弘科技咨询(上海)有限公司 | Network interface card conversion method and OCP pinboards |
CN108287803A (en) * | 2018-01-22 | 2018-07-17 | 郑州云海信息技术有限公司 | A kind of PCIE expanding units of OCP interfaces |
CN109271177A (en) * | 2018-08-21 | 2019-01-25 | 郑州云海信息技术有限公司 | A kind of method and system of automatic load PCIE Switch products configuration parameter |
CN109933554A (en) * | 2019-03-20 | 2019-06-25 | 浪潮商用机器有限公司 | A kind of NVMe hard disk expansion apparatus based on GPU server |
TWI709286B (en) * | 2019-12-27 | 2020-11-01 | 技嘉科技股份有限公司 | Adaptor device and network card module |
CN113567834A (en) * | 2021-07-21 | 2021-10-29 | 东莞记忆存储科技有限公司 | Small card circuit path testing method and device, computer equipment and storage medium |
-
2017
- 2017-06-09 CN CN201720667174.2U patent/CN206773693U/en active Active
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108153630A (en) * | 2017-12-21 | 2018-06-12 | 曙光信息产业股份有限公司 | A kind of signal-testing apparatus |
CN108170631A (en) * | 2017-12-29 | 2018-06-15 | 加弘科技咨询(上海)有限公司 | Network interface card conversion method and OCP pinboards |
CN108287803A (en) * | 2018-01-22 | 2018-07-17 | 郑州云海信息技术有限公司 | A kind of PCIE expanding units of OCP interfaces |
CN109271177A (en) * | 2018-08-21 | 2019-01-25 | 郑州云海信息技术有限公司 | A kind of method and system of automatic load PCIE Switch products configuration parameter |
CN109933554A (en) * | 2019-03-20 | 2019-06-25 | 浪潮商用机器有限公司 | A kind of NVMe hard disk expansion apparatus based on GPU server |
TWI709286B (en) * | 2019-12-27 | 2020-11-01 | 技嘉科技股份有限公司 | Adaptor device and network card module |
CN113567834A (en) * | 2021-07-21 | 2021-10-29 | 东莞记忆存储科技有限公司 | Small card circuit path testing method and device, computer equipment and storage medium |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN206773693U (en) | A kind of PCIe Riser cards for meeting OCP Mezzanine card standards | |
CN202421950U (en) | External expanding unit for PCI (Peripheral Component Interconnect) bus board cards | |
CN116647247B (en) | Signal transceiver and signal receiving and transmitting system suitable for flexible connection | |
CN105653461A (en) | System for converting single USB interface into plurality of UART debugging interfaces | |
CN205844977U (en) | A kind of computer based on 1500A processor of soaring controls mainboard and computer | |
CN103105895A (en) | Computer system and display cards thereof and method for processing graphs of computer system | |
CN103077144A (en) | Serial peripheral interface (SPI) communication interface for ensuring data integrity, and communication method thereof | |
CN206039399U (en) | Embedded hardware systems with debugging facility | |
CN206684724U (en) | A kind of server module management control system | |
CN203689514U (en) | Master-slave coordinated work Godson server PCI-E device | |
CN104077200A (en) | Individual testing device for CPCI (Compact Peripheral Component Interconnect) module separated from main engine | |
CN109189624B (en) | Mass information processor single particle test implementation method and single particle test board | |
RU173335U1 (en) | Processor Module (MVE8S-RS) | |
CN100409263C (en) | Radio interface system for testing instrument | |
CN203117968U (en) | SPI (Serial Peripheral Interface) communication interface | |
CN103869883B (en) | One kind extension mainboard and expansion system | |
CN206178791U (en) | PCIE bus bridge interface based on FPGA | |
CN201876870U (en) | Test system for internal integrated circuit bus and device for internal integrated circuit bus | |
CN106502941A (en) | Input/output expander, computer system and its collocation method | |
CN207037644U (en) | A kind of conversion equipment of communication interface | |
CN102364452A (en) | Realization method for thermal plugging use of PS2 interface keyboard and mouse | |
CN207676338U (en) | A kind of single USB turns RS485, the circuit of RS422, RS232 and Transistor-Transistor Logic level | |
CN206805410U (en) | A kind of PCIE expansion board clampings applied on the server | |
CN105279053B (en) | Track acquisition equipment and method | |
CN105653483B (en) | The extensive usb expansion device of tandem and method of work, system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |