CN108337097A - Optical communication equipment remote hardware resets system - Google Patents
Optical communication equipment remote hardware resets system Download PDFInfo
- Publication number
- CN108337097A CN108337097A CN201710486946.7A CN201710486946A CN108337097A CN 108337097 A CN108337097 A CN 108337097A CN 201710486946 A CN201710486946 A CN 201710486946A CN 108337097 A CN108337097 A CN 108337097A
- Authority
- CN
- China
- Prior art keywords
- communication equipment
- optical communication
- reset
- clock signal
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/02—Details
- H04L12/12—Arrangements for remote connection or disconnection of substations or of equipment thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/07—Arrangements for monitoring or testing transmission systems; Arrangements for fault measurement of transmission systems
- H04B10/075—Arrangements for monitoring or testing transmission systems; Arrangements for fault measurement of transmission systems using an in-service signal
- H04B10/079—Arrangements for monitoring or testing transmission systems; Arrangements for fault measurement of transmission systems using an in-service signal using measurements of the data signal
- H04B10/0795—Performance monitoring; Measurement of transmission parameters
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Optical Communication System (AREA)
Abstract
The invention discloses a kind of optical communication equipment remote hardwares to reset system, equipment is connected with the optical communication equipment positioned at distal end by optical fiber, the optical communication equipment positioned at local side and the optical communication equipment positioned at distal end include optical module, CPLD/FPGA chips, series resistor and electrification reset circuit, No Light Alarm signal is transmitted to the CPLD/FPGA chips by the optical module, the CPLD/FPGA chips are to generating a reset signal after the No Light Alarm signal processing, and the reset signal is transmitted to the electrification reset circuit by the series resistor, the electrification reset circuit carries out hardware reset after receiving the reset signal to the optical communication equipment positioned at local side and the optical communication equipment positioned at distal end.The present invention can realize that optical communication equipment remotely eliminates that failure, the troubleshooting time is shorter, troubleshooting cost is relatively low.
Description
Technical field
The present invention relates to optical communication field, more particularly to a kind of optical communication equipment remote hardware resets system.
Background technology
It is dead or crash all to there is data plug in optical communication equipment whether access device, switching equipment or transmission device
Situation will eliminate this failure, need to carry out hardware reset to optical communication equipment, optical communication equipment is made to be in original state, weight
Newly bring into operation.
Hardware reset scheme used by optical communication equipment is mostly to power on single reset, or power on single and reset plus outer at present
The mode of reset key is set, if to carry out hardware reset, manual site is required for operate.But optical communication equipment is often pacified
Mounted in unattended computer room or remote suburb, rural area, artificial troubleshooting can take time and effort, and be unfavorable for timely troubleshooting, and at
This is higher.
Invention content
The technical problem to be solved in the present invention is, is resetted for the above-mentioned remote hardware that is unable to of the prior art, when troubleshooting
Between long, the relatively high defect of cost, provide it is a kind of can realize optical communication equipment remotely eliminate failure, troubleshooting time it is shorter,
The lower-cost optical communication equipment remote hardware of troubleshooting resets system.
The technical solution adopted by the present invention to solve the technical problems is：Construct a kind of optical communication equipment remote hardware reset
System includes the optical communication equipment positioned at local side and the optical communication equipment positioned at distal end, the optical communication equipment positioned at local side
It is connected by optical fiber with the optical communication equipment positioned at distal end, the optical communication equipment positioned at local side and the optic communication positioned at distal end
Equipment includes optical module, CPLD/FPGA chips, series resistor and electrification reset circuit, and the optical module believes No Light Alarm
The CPLD/FPGA chips number are transmitted to, the CPLD/FPGA chips are multiple to generating one after the No Light Alarm signal processing
Position signal, and the reset signal is transmitted to the electrification reset circuit, the electrification reset electricity by the series resistor
Road carries out hardware after receiving the reset signal to the optical communication equipment positioned at local side and the optical communication equipment positioned at distal end
It resets, the CPLD/FPGA chips include that 1 two-divider, multiple 16 frequency dividers, 1 reseting signal generator and 1 are anti-
Phase device, multiple 16 frequency dividers are sequentially connected in series, and concatenated one end is connect with the clock signal output terminal of the two-divider,
The concatenated other end is connect with the clock signal input terminal of the reseting signal generator, and the clock signal of the two-divider is defeated
Entering one clock signal of system of end input, another input terminal of the reseting signal generator inputs the No Light Alarm signal,
The output end of the reseting signal generator is connect with the input terminal of the phase inverter, described in the output end output of the phase inverter
Reset signal, the clock signal of system generates the clock of 10Hz after a two divided-frequency and 5 times 16 frequency dividings, for triggering
The reseting signal generator, the reseting signal generator define 1 d type flip flop, when the rising edge of input clock signal comes
When, give the value of input No Light Alarm signal to the d type flip flop, while being touched with the D after the No Light Alarm signal is negated
It sends out device phase and the value of Xiang Yuhou negates and to output reset signal.
In optical communication equipment remote hardware reset system of the present invention, in the optical communication equipment positioned at local side
Or plug optical fiber is realized to the optical communication equipment positioned at local side and the light positioned at distal end on the optical communication equipment of distal end
Communication equipment carries out hardware reset.
In optical communication equipment remote hardware reset system of the present invention, the quantity of 16 frequency divider is 5.
In optical communication equipment remote hardware reset system of the present invention, it is located at 16 frequency divider at beginning
Clock signal input terminal is connect with the clock signal output terminal of the two-divider, be located at beginning 16 frequency divider when
The clock signal input terminal of clock signal output end 16 frequency dividers adjacent thereto connects, and is located at 16 frequency divider of end
Clock signal input terminal 16 frequency dividers adjacent thereto clock signal output terminal connection, be located at described 16 points of end
The clock signal output terminal of frequency device is connect with the clock signal input terminal of the reseting signal generator.
In optical communication equipment remote hardware reset system of the present invention, when the rising edge of the No Light Alarm signal
When arrival, the reset signal exports low level.
The optical communication equipment remote hardware for implementing the present invention resets system, has the advantages that：Due to being located at local side
Optical communication equipment and positioned at distal end optical communication equipment include optical module, CPLD/FPGA chips, series resistor and on reply by cable
No Light Alarm signal is transmitted to CPLD/FPGA chips by position circuit, optical module, CPLD/FPGA chips to No Light Alarm signal at
A reset signal is generated after reason, and reset signal is transmitted to electrification reset circuit, electrification reset circuit by series resistor
Hardware reset is carried out to the optical communication equipment positioned at local side and the optical communication equipment positioned at distal end after receiving reset signal, is not required to
It manually to be resetted, in addition, since optical communication equipment generally can all have CPLD/FPGA chips, so will not additionally be added to
This, need to only occupy a small amount of resource of two I/O mouthful of CPLD/FPGA and inside, thus can realize optical communication equipment remotely eliminate failure,
The troubleshooting time is shorter, troubleshooting cost is relatively low.
Description of the drawings
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technology description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
Some embodiments of invention without having to pay creative labor, may be used also for those of ordinary skill in the art
With obtain other attached drawings according to these attached drawings.
Fig. 1 is the structural schematic diagram in optical communication equipment remote hardware of the present invention reset system one embodiment；
Fig. 2 is the electrical block diagram of CPLD/FPGA chips in the embodiment.
Specific implementation mode
Following will be combined with the drawings in the embodiments of the present invention, and technical solution in the embodiment of the present invention carries out clear, complete
Site preparation describes, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.It is based on
Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts every other
Embodiment shall fall within the protection scope of the present invention.
In optical communication equipment remote hardware of the present invention resets system embodiment, which resets system
The structural schematic diagram of system is as shown in Figure 1.In Fig. 1, the optical communication equipment remote hardware reset system include positioned at local side light it is logical
Believe equipment and the optical communication equipment positioned at distal end, should pass through positioned at the optical communication equipment of local side and the optical communication equipment positioned at distal end
Optical fiber connects, and the above-mentioned optical communication equipment positioned at local side and the optical communication equipment positioned at distal end include optical module, CPLD/FPGA
No Light Alarm signal is transmitted at CPLD/FPGA chips by chip, series resistor and electrification reset circuit, above-mentioned optical module
The reset signal is passed through concatenation by reason, CPLD/FPGA chips to generating a reset signal after the No Light Alarm signal processing
Resistance is transmitted to electrification reset circuit, electrification reset circuit receive after the reset signal to positioned at local side optical communication equipment and position
Optical communication equipment in distal end carries out hardware reset, and so there is no need to manually be resetted.
It is noted that series resistor can separate CPLD/FPGA chips and electrification reset circuit, when guarantee powers on
The initial state of the I/O mouths of CPLD/FPGA chips does not influence the reset of optical communication equipment.Since optical communication equipment generally can all have
CPLD/FPGA chips need to only occupy two I/O mouthfuls and the internal a small amount of money of CPLD/FPGA so will not additionally increase cost
Source, therefore it can realize that optical communication equipment remotely eliminates that failure, the troubleshooting time is shorter, troubleshooting cost is relatively low.
In the present embodiment, the plug optical fiber on the optical communication equipment positioned at local side or the optical communication equipment positioned at distal end can
Hardware reset is carried out to the optical communication equipment positioned at local side and the optical communication equipment positioned at distal end to realize.That is, in place
In plug optical fiber on the optical communication equipment of local side, may be implemented to the optical communication equipment positioned at local side and the optic communication positioned at distal end
Equipment carries out hardware reset, and the plug optical fiber equally on the optical communication equipment positioned at distal end can also be realized to positioned at local side
Optical communication equipment and positioned at distal end optical communication equipment carry out hardware reset.
Fig. 2 is the electrical block diagram of CPLD/FPGA chips in the present embodiment.In Fig. 2, the CPLD/FPGA chip packets
1 two-divider DIV2, multiple 16 frequency divider DIV16,1 reseting signal generator PULSE and 1 phase inverter INV are included, it is more
A 16 frequency divider DIV16 is sequentially connected in series, and concatenated one end is connect with the clock signal output terminal of two-divider DIV2, concatenated
The other end is connect with the clock signal input terminal of reseting signal generator PULSE, the clock signal input terminal of two-divider DIV2
A clock signal of system clk25m is inputted, another input terminal of reseting signal generator PULSE inputs No Light Alarm signal
The output end of nop, reseting signal generator PULSE are connect with the input terminal of phase inverter INV, the output end output of phase inverter INV
Reset signal reset.In the present embodiment, the quantity of 16 frequency divider DIV16 is 5, certainly, in the other of the present embodiment
In the case of, the quantity of 16 frequency divider DIV16 can adjust accordingly as the case may be.
For concatenated several 16 frequency divider DIV16, wherein be located at the clock letter of the 16 frequency divider DIV16 at beginning
Number input terminal is connect with the clock signal output terminal of two-divider DIV2, is located at the clock letter of the 16 frequency divider DIV16 at beginning
The clock signal input terminal connection of number output end 16 frequency divider DIV16 adjacent thereto, is located at 16 frequency dividers of end
The clock signal output terminal of the clock signal input terminal 16 frequency divider DIV16 adjacent thereto of DIV16 connects, and is located at end
The clock signal output terminal of 16 frequency divider DIV16 is connect with the clock signal input terminal of reseting signal generator PULSE.
In the present embodiment, clock signal of system clk25m generates about 10Hz after a two divided-frequency and 5 times 16 frequency dividings
Clock, for triggering reseting signal generator PULSE, reseting signal generator PULSE defines 1 d type flip flop, when input
When the rising edge of clock signal inclk comes, the value of No Light Alarm signal nop will be inputted to d type flip flop, while by No Light Alarm signal
Nop negate after with d type flip flop phase and, the value of Xiang Yuhou negates and gives output reset signal reset.Realize No Light Alarm signal
After nop rising edges come, reset signal reset exports the low pulse of one and clock signal inclk cycle phases etc..That is,
When the rising edge of No Light Alarm signal nop arrives, reset signal rese exports low level.
It is noted that in the present embodiment, No Light Alarm signal nop is high level when having light, and when no light is low level,
Namely drawn optical fiber when generate failing edge, generate rising edge when being inserted into optical fiber.The reset signal reset of optical communication equipment is low
Level is effective.Specifically, being divided to obtain the clock of an about 10Hz first by clock signal of system clk25m, resetted for triggering
Signal generator PULSE captures the rising edge of No Light Alarm signal nop, multiple when the rising edge of No Light Alarm signal nop comes
Position signal generator PULSE starts to export low level, starts to export high level after continuing a clock cycle, this creates the terminal
The low pulse of one about 100ms is used for carrying out hardware reset to system.The present invention is by capturing the upper of No Light Alarm signal nop
It rises and resets system along to generate a low pulse reset signal, to realize that the remote hardware to optical communication equipment resets.
In short, in the present embodiment, so that the No Light Alarm signal of optical module is generated rising edge by plug optical fiber, and after pass through
One reset signal of generation thus may be used to realize that optical communication equipment remotely eliminates failure after crossing CPLD/FPGA chip processings
To shorten the troubleshooting time, troubleshooting cost is reduced.
The foregoing is merely illustrative of the preferred embodiments of the present invention, is not intended to limit the invention, all essences in the present invention
With within principle, any modification, equivalent replacement, improvement and so on should all be included in the protection scope of the present invention god.
Claims (5)
1. a kind of optical communication equipment remote hardware resets system, which is characterized in that include the optical communication equipment positioned at local side and position
Optical communication equipment in distal end, the optical communication equipment positioned at local side and the optical communication equipment positioned at distal end are connected by optical fiber
Connect, the optical communication equipment positioned at local side and the optical communication equipment positioned at distal end include optical module, CPLD/FPGA chips,
Series resistor and electrification reset circuit, No Light Alarm signal is transmitted to the CPLD/FPGA chips by the optical module, described
The reset signal is passed through institute by CPLD/FPGA chips to generating a reset signal after the No Light Alarm signal processing
It states series resistor and is transmitted to the electrification reset circuit, the electrification reset circuit is located at after receiving the reset signal to described
The optical communication equipment of local side and positioned at distal end optical communication equipment carry out hardware reset, the CPLD/FPGA chips include 1 two
Frequency divider, multiple 16 frequency dividers, 1 reseting signal generator and 1 phase inverter, multiple 16 frequency dividers are gone here and there successively
Connection, concatenated one end are connect with the clock signal output terminal of the two-divider, and the concatenated other end is sent out with the reset signal
The clock signal input terminal connection of raw device, the clock signal input terminal of the two-divider input a clock signal of system, institute
Another input terminal for stating reseting signal generator inputs the No Light Alarm signal, the output end of the reseting signal generator with
The input terminal of the phase inverter connects, and the output end of the phase inverter exports the reset signal, the clock signal of system warp
It crosses a two divided-frequency and generates the clock of 10Hz after dividing for 5 times 16, for triggering the reseting signal generator, the reset
Signal generator defines 1 d type flip flop, and when the rising edge of input clock signal comes, the value for inputting No Light Alarm signal is given
The d type flip flop, at the same by the No Light Alarm signal negate after with the d type flip flop phase and, the value of Xiang Yuhou negate and to
Output reset signal.
2. optical communication equipment remote hardware according to claim 1 resets system, which is characterized in that be located at local side described
Optical communication equipment or on the optical communication equipment of distal end plug optical fiber realize to the optical communication equipment positioned at local side with
Optical communication equipment positioned at distal end carries out hardware reset.
3. optical communication equipment remote hardware according to claim 2 resets system, which is characterized in that 16 frequency divider
Quantity be 5.
4. optical communication equipment remote hardware according to claim 3 resets system, which is characterized in that be located at the described of beginning
The clock signal input terminal of 16 frequency dividers is connect with the clock signal output terminal of the two-divider, is located at described the ten of beginning
The clock signal input terminal of clock signal output terminal 16 frequency dividers adjacent thereto of six frequency dividers connects, and is located at the institute of end
The clock signal output terminal connection for stating clock signal input terminal 16 frequency dividers adjacent thereto of 16 frequency dividers, is located at end
The clock signal output terminal of 16 frequency divider connect with the clock signal input terminal of the reseting signal generator.
5. optical communication equipment remote hardware according to any one of claims 1 to 4, resets system, which is characterized in that when
When the rising edge of the No Light Alarm signal arrives, the reset signal exports low level.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710039109 | 2017-01-19 | ||
| CN201710039109X | 2017-01-19 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108337097A true CN108337097A (en) | 2018-07-27 |
| CN108337097B CN108337097B (en) | 2020-11-03 |
Family
ID=62922068
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710486946.7A Active CN108337097B (en) | 2017-01-19 | 2017-06-23 | Remote hardware reset system of optical communication equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108337097B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111200425A (en) * | 2020-01-23 | 2020-05-26 | 华为技术有限公司 | Reset circuit and related electronic equipment |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20060062765A (en) * | 2004-12-06 | 2006-06-12 | 엘지노텔 주식회사 | Apparatus and method for automatic reset of remote radio frequency unit in mobile communication system |
| KR100646473B1 (en) * | 2004-05-24 | 2006-11-15 | 에스케이 텔레콤주식회사 | Remote release device of base transceiver station using optical network unit |
| KR20090069893A (en) * | 2007-12-26 | 2009-07-01 | 엘지노텔 주식회사 | Optical communication system and reset method for use in the same |
| US7630296B2 (en) * | 2006-04-14 | 2009-12-08 | Adc Telecommunications, Inc. | System and method for remotely restoring inoperative data communications |
| KR20120011373A (en) * | 2010-07-26 | 2012-02-08 | 주식회사 케이티 | System and method for remote control of Subscriber Network Communications Equipment |
| CN202889405U (en) * | 2012-10-19 | 2013-04-17 | 上海联影医疗科技有限公司 | Prolongation system of PCIe interface |
| CN103427910A (en) * | 2013-07-30 | 2013-12-04 | 广东东研网络科技股份有限公司 | Optical collector module and using method thereof |
| CN104468073A (en) * | 2013-09-23 | 2015-03-25 | 西南科技大学 | 0-150 V wide-range remote control synchronous pulse generator |
-
2017
- 2017-06-23 CN CN201710486946.7A patent/CN108337097B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100646473B1 (en) * | 2004-05-24 | 2006-11-15 | 에스케이 텔레콤주식회사 | Remote release device of base transceiver station using optical network unit |
| KR20060062765A (en) * | 2004-12-06 | 2006-06-12 | 엘지노텔 주식회사 | Apparatus and method for automatic reset of remote radio frequency unit in mobile communication system |
| US7630296B2 (en) * | 2006-04-14 | 2009-12-08 | Adc Telecommunications, Inc. | System and method for remotely restoring inoperative data communications |
| KR20090069893A (en) * | 2007-12-26 | 2009-07-01 | 엘지노텔 주식회사 | Optical communication system and reset method for use in the same |
| KR20120011373A (en) * | 2010-07-26 | 2012-02-08 | 주식회사 케이티 | System and method for remote control of Subscriber Network Communications Equipment |
| CN202889405U (en) * | 2012-10-19 | 2013-04-17 | 上海联影医疗科技有限公司 | Prolongation system of PCIe interface |
| CN103427910A (en) * | 2013-07-30 | 2013-12-04 | 广东东研网络科技股份有限公司 | Optical collector module and using method thereof |
| CN104468073A (en) * | 2013-09-23 | 2015-03-25 | 西南科技大学 | 0-150 V wide-range remote control synchronous pulse generator |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111200425A (en) * | 2020-01-23 | 2020-05-26 | 华为技术有限公司 | Reset circuit and related electronic equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108337097B (en) | 2020-11-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106452394B (en) | A kind of clock switching construction with auto-reset function | |
| CN105471410A (en) | Flip-flops with low clock power | |
| CN108037445A (en) | FPGA aging tests system and its circuit collocation method | |
| CN101937222A (en) | Board level testing system | |
| CN100541385C (en) | The generation device of synchronization frequency division clock and method thereof in the digital television modulator chip | |
| CN102457384A (en) | Power device | |
| WO2023273405A1 (en) | Chip-level relay protection apparatus and system | |
| CN107562163B (en) | Digital logic circuit with stable reset control | |
| CN108900182A (en) | A kind of pulse modulated circuit with high frequency limitation function | |
| CN102487273B (en) | Reset circuit of anti-fuse type FPGA (Field Programmable Gate Array) system | |
| CN108337097A (en) | Optical communication equipment remote hardware resets system | |
| CN107565951B (en) | Multi-state signal generating circuit | |
| CN212112481U (en) | Circuit structure of prototype verification platform | |
| CN109669524A (en) | The electrification reset circuit of chip | |
| CN103051322A (en) | Chip pin multiplex circuit | |
| CN208128214U (en) | multi-mode POR circuit for FPGA | |
| CN208335053U (en) | A kind of pulse signal generator | |
| CN104750648B (en) | One-way communication control device and method based on dual-wire bus | |
| CN206602535U (en) | Optical communication equipment remote hardware resets system | |
| CN109660247A (en) | Sequential control system and sequential control method in piece between voltage regulator | |
| CN108347244A (en) | Multi-mode POR circuit for FPGA | |
| CN110196678A (en) | Data stores determination device | |
| CN104618052B (en) | A kind of interface circuit of GPON OLT optical modules | |
| CN101179348B (en) | Distributed timing system | |
| CN109088620B (en) | PFM modulation circuit based on data control |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |