CN108231124A - 一种Nand flash元件及其低格控制方法和装置 - Google Patents
一种Nand flash元件及其低格控制方法和装置 Download PDFInfo
- Publication number
- CN108231124A CN108231124A CN201711449645.3A CN201711449645A CN108231124A CN 108231124 A CN108231124 A CN 108231124A CN 201711449645 A CN201711449645 A CN 201711449645A CN 108231124 A CN108231124 A CN 108231124A
- Authority
- CN
- China
- Prior art keywords
- nand flash
- block
- bad block
- low lattice
- kernels
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/38—Response verification devices
- G11C29/42—Response verification devices using error correcting codes [ECC] or parity check
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
Description
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711449645.3A CN108231124B (zh) | 2017-12-27 | 2017-12-27 | 一种Nand flash元件及其低格控制方法和装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201711449645.3A CN108231124B (zh) | 2017-12-27 | 2017-12-27 | 一种Nand flash元件及其低格控制方法和装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN108231124A true CN108231124A (zh) | 2018-06-29 |
CN108231124B CN108231124B (zh) | 2020-11-06 |
Family
ID=62649120
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201711449645.3A Active CN108231124B (zh) | 2017-12-27 | 2017-12-27 | 一种Nand flash元件及其低格控制方法和装置 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN108231124B (zh) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1495795A (zh) * | 2002-09-06 | 2004-05-12 | ��ʽ���������Ƽ� | 半导体存储装置 |
JP2006048777A (ja) * | 2004-08-02 | 2006-02-16 | Toshiba Corp | Nandフラッシュメモリおよびデータ書き込み方法 |
CN104461401A (zh) * | 2014-12-25 | 2015-03-25 | 珠海煌荣集成电路科技有限公司 | Spi闪速存储器的数据读写管理方法及数据读写管理装置 |
CN105740163A (zh) * | 2016-01-29 | 2016-07-06 | 山东鲁能智能技术有限公司 | 一种Nand Flash坏块管理方法 |
-
2017
- 2017-12-27 CN CN201711449645.3A patent/CN108231124B/zh active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1495795A (zh) * | 2002-09-06 | 2004-05-12 | ��ʽ���������Ƽ� | 半导体存储装置 |
JP2006048777A (ja) * | 2004-08-02 | 2006-02-16 | Toshiba Corp | Nandフラッシュメモリおよびデータ書き込み方法 |
CN104461401A (zh) * | 2014-12-25 | 2015-03-25 | 珠海煌荣集成电路科技有限公司 | Spi闪速存储器的数据读写管理方法及数据读写管理装置 |
CN105740163A (zh) * | 2016-01-29 | 2016-07-06 | 山东鲁能智能技术有限公司 | 一种Nand Flash坏块管理方法 |
Also Published As
Publication number | Publication date |
---|---|
CN108231124B (zh) | 2020-11-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9632880B2 (en) | Data storage device and flash memory control method | |
KR101698949B1 (ko) | 스토리지 플레인에 저장된 유효 데이터를 일시적으로 저장하는 버퍼를 이용하는 플래시 메모리 제어 장치, 제어 시스템 및 그것의 제어 방법 | |
CN104699417B (zh) | 数据储存装置以及其数据存取方法 | |
US20090327804A1 (en) | Wear leveling in flash storage devices | |
US9058256B2 (en) | Data writing method, memory controller and memory storage apparatus | |
US20140237286A1 (en) | Memory system performing address mapping according to bad page map | |
CN110764691B (zh) | 数据储存装置以及非挥发式存储器控制方法 | |
TWI423022B (zh) | 記憶體管理方法、記憶體控制器與記憶體儲存裝置 | |
US9619380B2 (en) | Data writing method, memory control circuit unit and memory storage apparatus | |
KR101561546B1 (ko) | 메모리 장치 관리 방법, 그 관련 메모리 장치 및 그 관련 제어기 | |
CN106681652B (zh) | 存储器管理方法、存储器控制电路单元与存储器存储装置 | |
KR101566849B1 (ko) | 메모리 장치 관리 방법, 그 관련 메모리 장치 및 그 관련 제어기 | |
US20100318760A1 (en) | Memory controller, nonvolatile storage device, and nonvolatile storage system | |
US20140019670A1 (en) | Data writing method, memory controller, and memory storage device | |
CN103823642A (zh) | 用于Flash均衡存储的方法及系统 | |
US20130304964A1 (en) | Data processing method, and memory controller and memory storage device using the same | |
CN102541676A (zh) | 一种nand flash的状态检测及映射方法 | |
CN112596668A (zh) | 一种存储器的坏块处理方法及系统 | |
TWI556103B (zh) | 記憶體裝置及其資料存取方法 | |
CN109521944A (zh) | 数据储存装置以及数据储存方法 | |
JP2016184402A (ja) | メモリコントローラ、不揮発性記憶装置、不揮発性記憶システム、及びメモリ制御方法 | |
CN109542337A (zh) | 存储设备 | |
CN108345430B (zh) | 一种Nand flash元件及其运行控制方法和装置 | |
CN107203341A (zh) | 基于闪存的数据存储方法、装置以及闪存芯片 | |
CN109634528A (zh) | 一种目标数据的落盘方法、装置、设备及存储介质 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
TA01 | Transfer of patent application right | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20201009 Address after: 2301, 23rd floor, East Building, building B, Tengfei Kehui City, Singapore, No.88 Tiangu 7th Road, hi tech Zone, Xi'an City, Shaanxi Province 710000 Applicant after: XI'AN GEYI ANCHUANG INTEGRATED CIRCUIT Co.,Ltd. Applicant after: GIGADEVICE SEMICONDUCTOR(BEIJING) Inc. Address before: 100083 Beijing City, Haidian District Xueyuan Road No. 30, large industrial building A block 12 layer Applicant before: GIGADEVICE SEMICONDUCTOR(BEIJING) Inc. |
|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP03 | Change of name, title or address | ||
CP03 | Change of name, title or address |
Address after: 23 / F, East Building, Tengfei Kehui City, 88 tianguqi Road, high tech Zone, Xi'an, Shaanxi 710000 Patentee after: XI'AN GEYI ANCHUANG INTEGRATED CIRCUIT Co.,Ltd. Patentee after: Zhaoyi Innovation Technology Group Co.,Ltd. Address before: 2301, 23 / F, East Building, building B, Tengfei Kehui City, 88 Tiangu 7th Road, high tech Zone, Xi'an, Shaanxi, 710000 Patentee before: XI'AN GEYI ANCHUANG INTEGRATED CIRCUIT Co.,Ltd. Patentee before: GIGADEVICE SEMICONDUCTOR(BEIJING) Inc. |